1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 3 * 4 * Copyright (c) 2013 Thomas Skibo 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 20 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 26 * SUCH DAMAGE. 27 */ 28 29 /* 30 * Defines for Zynq-7000 SLCR registers. 31 * 32 * Most of these registers are initialized by the First Stage Boot 33 * Loader and are not modified by the kernel. 34 * 35 * Reference: Zynq-7000 All Programmable SoC Technical Reference Manual. 36 * (v1.4) November 16, 2012. Xilinx doc UG585. SLCR register definitions 37 * are in appendix B.28. 38 */ 39 40 #ifndef _ZY7_SLCR_H_ 41 #define _ZY7_SLCR_H_ 42 43 #define ZY7_SCLR_SCL 0x0000 44 #define ZY7_SLCR_LOCK 0x0004 45 #define ZY7_SLCR_LOCK_MAGIC 0x767b 46 #define ZY7_SLCR_UNLOCK 0x0008 47 #define ZY7_SLCR_UNLOCK_MAGIC 0xdf0d 48 #define ZY7_SLCR_LOCKSTA 0x000c 49 50 /* PLL controls. */ 51 #define ZY7_SLCR_ARM_PLL_CTRL 0x0100 52 #define ZY7_SLCR_DDR_PLL_CTRL 0x0104 53 #define ZY7_SLCR_IO_PLL_CTRL 0x0108 54 #define ZY7_SLCR_PLL_CTRL_RESET (1 << 0) 55 #define ZY7_SLCR_PLL_CTRL_PWRDWN (1 << 1) 56 #define ZY7_SLCR_PLL_CTRL_BYPASS_QUAL (1 << 3) 57 #define ZY7_SLCR_PLL_CTRL_BYPASS_FORCE (1 << 4) 58 #define ZY7_SLCR_PLL_CTRL_FDIV_SHIFT 12 59 #define ZY7_SLCR_PLL_CTRL_FDIV_MASK (0x7f << 12) 60 #define ZY7_SLCR_PLL_STATUS 0x010c 61 #define ZY7_SLCR_PLL_STAT_ARM_PLL_LOCK (1 << 0) 62 #define ZY7_SLCR_PLL_STAT_DDR_PLL_LOCK (1 << 1) 63 #define ZY7_SLCR_PLL_STAT_IO_PLL_LOCK (1 << 2) 64 #define ZY7_SLCR_PLL_STAT_ARM_PLL_STABLE (1 << 3) 65 #define ZY7_SLCR_PLL_STAT_DDR_PLL_STABLE (1 << 4) 66 #define ZY7_SLCR_PLL_STAT_IO_PLL_STABLE (1 << 5) 67 #define ZY7_SLCR_ARM_PLL_CFG 0x0110 68 #define ZY7_SLCR_DDR_PLL_CFG 0x0114 69 #define ZY7_SLCR_IO_PLL_CFG 0x0118 70 #define ZY7_SLCR_PLL_CFG_RES_SHIFT 4 71 #define ZY7_SLCR_PLL_CFG_RES_MASK (0xf << 4) 72 #define ZY7_SLCR_PLL_CFG_PLL_CP_SHIFT 8 73 #define ZY7_SLCR_PLL_CFG_PLL_CP_MASK (0xf << 8) 74 #define ZY7_SLCR_PLL_CFG_LOCK_CNT_SHIFT 12 75 #define ZY7_SLCR_PLL_CFG_LOCK_CNT_MASK (0x3ff << 12) 76 77 /* Clock controls. */ 78 #define ZY7_SLCR_ARM_CLK_CTRL 0x0120 79 #define ZY7_SLCR_ARM_CLK_CTRL_CPU_PERI_CLKACT (1 << 28) 80 #define ZY7_SLCR_ARM_CLK_CTRL_CPU_1XCLKACT (1 << 27) 81 #define ZY7_SLCR_ARM_CLK_CTRL_CPU_2XCLKACT (1 << 26) 82 #define ZY7_SLCR_ARM_CLK_CTRL_CPU_3OR2XCLKACT (1 << 25) 83 #define ZY7_SLCR_ARM_CLK_CTRL_CPU_6OR4XCLKACT (1 << 24) 84 #define ZY7_SLCR_ARM_CLK_CTRL_SRCSEL_MASK (3 << 4) 85 #define ZY7_SLCR_ARM_CLK_CTRL_SRCSEL_ARM_PLL (0 << 4) 86 #define ZY7_SLCR_ARM_CLK_CTRL_SRCSEL_DDR_PLL (2 << 4) 87 #define ZY7_SLCR_ARM_CLK_CTRL_SRCSEL_IO_PLL (3 << 4) 88 #define ZY7_SLCR_ARM_CLK_CTRL_DIVISOR_SHIFT 8 89 #define ZY7_SLCR_ARM_CLK_CTRL_DIVISOR_MASK (0x3f << 8) 90 #define ZY7_SLCR_DDR_CLK_CTRL 0x0124 91 #define ZY7_SLCR_DDR_CLK_CTRL_2XCLK_DIV_SHIFT 26 92 #define ZY7_SLCR_DDR_CLK_CTRL_2XCLK_DIV_MASK (0x3f << 26) 93 #define ZY7_SLCR_DDR_CLK_CTRL_3XCLK_DIV_SHIFT 20 94 #define ZY7_SLCR_DDR_CLK_CTRL_3XCLK_DIV_MASK (0x3f << 20) 95 #define ZY7_SLCR_DDR_CLK_CTRL_2XCLKACT (1 << 1) 96 #define ZY7_SLCR_DDR_CLK_CTRL_3XCLKACT (1 << 0) 97 #define ZY7_SLCR_DCI_CLK_CTRL 0x0128 98 #define ZY7_SLCR_DCI_CLK_CTRL_DIVISOR1_SHIFT 20 99 #define ZY7_SLCR_DCI_CLK_CTRL_DIVISOR1_MASK (0x3f << 20) 100 #define ZY7_SLCR_DCI_CLK_CTRL_DIVISOR0_SHIFT 8 101 #define ZY7_SLCR_DCI_CLK_CTRL_DIVISOR0_MASK (0x3f << 8) 102 #define ZY7_SLCR_DCI_CLK_CTRL_CLKACT (1 << 0) 103 #define ZY7_SLCR_APER_CLK_CTRL 0x012c /* amba periph clk ctrl */ 104 #define ZY7_SLCR_APER_CLK_CTRL_SMC_CPU_1XCLKACT (1 << 24) 105 #define ZY7_SLCR_APER_CLK_CTRL_LQSPI_CPU_1XCLKACT (1 << 23) 106 #define ZY7_SLCR_APER_CLK_CTRL_GPIO_CPU_1XCLKACT (1 << 22) 107 #define ZY7_SLCR_APER_CLK_CTRL_UART1_CPU_1XCLKACT (1 << 21) 108 #define ZY7_SLCR_APER_CLK_CTRL_UART0_CPU_1XCLKACT (1 << 20) 109 #define ZY7_SLCR_APER_CLK_CTRL_I2C1_CPU_1XCLKACT (1 << 19) 110 #define ZY7_SLCR_APER_CLK_CTRL_I2C0_CPU_1XCLKACT (1 << 18) 111 #define ZY7_SLCR_APER_CLK_CTRL_CAN1_CPU_1XCLKACT (1 << 17) 112 #define ZY7_SLCR_APER_CLK_CTRL_CAN0_CPU_1XCLKACT (1 << 16) 113 #define ZY7_SLCR_APER_CLK_CTRL_SPI1_CPU_1XCLKACT (1 << 15) 114 #define ZY7_SLCR_APER_CLK_CTRL_SPI0_CPU_1XCLKACT (1 << 14) 115 #define ZY7_SLCR_APER_CLK_CTRL_SDI1_CPU_1XCLKACT (1 << 11) 116 #define ZY7_SLCR_APER_CLK_CTRL_SDI0_CPU_1XCLKACT (1 << 10) 117 #define ZY7_SLCR_APER_CLK_CTRL_GEM1_CPU_1XCLKACT (1 << 7) 118 #define ZY7_SLCR_APER_CLK_CTRL_GEM0_CPU_1XCLKACT (1 << 6) 119 #define ZY7_SLCR_APER_CLK_CTRL_USB1_CPU_1XCLKACT (1 << 3) 120 #define ZY7_SLCR_APER_CLK_CTRL_USB0_CPU_1XCLKACT (1 << 2) 121 #define ZY7_SLCR_APER_CLK_CTRL_DMA_CPU_1XCLKACT (1 << 0) 122 #define ZY7_SLCR_USB0_CLK_CTRL 0x0130 123 #define ZY7_SLCR_USB1_CLK_CTRL 0x0134 124 #define ZY7_SLCR_GEM0_RCLK_CTRL 0x0138 125 #define ZY7_SLCR_GEM1_RCLK_CTRL 0x013c 126 #define ZY7_SLCR_GEM0_CLK_CTRL 0x0140 127 #define ZY7_SLCR_GEM1_CLK_CTRL 0x0144 128 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_MASK (0x3f << 20) 129 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_SHIFT 20 130 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_MAX 0x3f 131 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR_MASK (0x3f << 8) 132 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR_SHIFT 8 133 #define ZY7_SLCR_GEM_CLK_CTRL_DIVISOR_MAX 0x3f 134 #define ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_MASK (7 << 4) 135 #define ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_IO_PLL (0 << 4) 136 #define ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_ARM_PLL (2 << 4) 137 #define ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_DDR_PLL (3 << 4) 138 #define ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_EMIO_CLK (4 << 4) 139 #define ZY7_SLCR_GEM_CLK_CTRL_CLKACT 1 140 #define ZY7_SLCR_SMC_CLK_CTRL 0x0148 141 #define ZY7_SLCR_LQSPI_CLK_CTRL 0x014c 142 #define ZY7_SLCR_SDIO_CLK_CTRL 0x0150 143 #define ZY7_SLCR_UART_CLK_CTRL 0x0154 144 #define ZY7_SLCR_SPI_CLK_CTRL 0x0158 145 #define ZY7_SLCR_CAN_CLK_CTRL 0x015c 146 #define ZY7_SLCR_CAN_MIOCLK_CTRL 0x0160 147 #define ZY7_SLCR_DBG_CLK_CTRL 0x0164 148 #define ZY7_SLCR_PCAP_CLK_CTRL 0x0168 149 #define ZY7_SLCR_TOPSW_CLK_CTRL 0x016c /* central intercnn clk ctrl */ 150 #define ZY7_SLCR_FPGA_CLK_CTRL(unit) (0x0170 + 0x10 * (unit)) 151 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_SHIFT 20 152 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK (0x3f << 20) 153 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_SHIFT 8 154 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_MASK (0x3f << 8) 155 #define ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR_MAX 0x3f 156 #define ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_SHIFT 4 157 #define ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_MASK (3 << 4) 158 #define ZY7_SLCR_FPGA_THR_CTRL(unit) (0x0174 + 0x10 * (unit)) 159 #define ZY7_SLCR_FPGA_THR_CTRL_CNT_RST (1 << 1) 160 #define ZY7_SLCR_FPGA_THR_CTRL_CPU_START (1 << 0) 161 #define ZY7_SLCR_FPGA_THR_CNT(unit) (0x0178 + 0x10 * (unit)) 162 #define ZY7_SLCR_FPGA_THR_STA(unit) (0x017c + 0x10 * (unit)) 163 #define ZY7_SLCR_CLK_621_TRUE 0x01c4 /* cpu clock ratio mode */ 164 165 /* Reset controls. */ 166 #define ZY7_SLCR_PSS_RST_CTRL 0x0200 167 #define ZY7_SLCR_PSS_RST_CTRL_SOFT_RESET (1 << 0) 168 #define ZY7_SLCR_DDR_RST_CTRL 0x0204 169 #define ZY7_SLCR_TOPSW_RST_CTRL 0x0208 170 #define ZY7_SLCR_DMAC_RST_CTRL 0x020c 171 #define ZY7_SLCR_USB_RST_CTRL 0x0210 172 #define ZY7_SLCR_GEM_RST_CTRL 0x0214 173 #define ZY7_SLCR_SDIO_RST_CTRL 0x0218 174 #define ZY7_SLCR_SPI_RST_CTRL 0x021c 175 #define ZY7_SLCR_CAN_RST_CTRL 0x0220 176 #define ZY7_SLCR_I2C_RST_CTRL 0x0224 177 #define ZY7_SLCR_UART_RST_CTRL 0x0228 178 #define ZY7_SLCR_GPIO_RST_CTRL 0x022c 179 #define ZY7_SLCR_LQSPI_RST_CTRL 0x0230 180 #define ZY7_SLCR_SMC_RST_CTRL 0x0234 181 #define ZY7_SLCR_OCM_RST_CTRL 0x0238 182 #define ZY7_SLCR_DEVCI_RST_CTRL 0x023c 183 #define ZY7_SLCR_FPGA_RST_CTRL 0x0240 184 #define ZY7_SLCR_FPGA_RST_CTRL_FPGA3_OUT_RST (1 << 3) 185 #define ZY7_SLCR_FPGA_RST_CTRL_FPGA2_OUT_RST (1 << 2) 186 #define ZY7_SLCR_FPGA_RST_CTRL_FPGA1_OUT_RST (1 << 1) 187 #define ZY7_SLCR_FPGA_RST_CTRL_FPGA0_OUT_RST (1 << 0) 188 #define ZY7_SLCR_FPGA_RST_CTRL_RST_ALL 0xf 189 #define ZY7_SLCR_A9_CPU_RST_CTRL 0x0244 190 #define ZY7_SLCR_RS_AWDT_CTRL 0x024c 191 192 #define ZY7_SLCR_REBOOT_STAT 0x0258 193 #define ZY7_SLCR_REBOOT_STAT_STATE_MASK (0xffU << 24) 194 #define ZY7_SLCR_REBOOT_STAT_POR (1 << 22) 195 #define ZY7_SLCR_REBOOT_STAT_SRST_B (1 << 21) 196 #define ZY7_SLCR_REBOOT_STAT_DBG_RST (1 << 20) 197 #define ZY7_SLCR_REBOOT_STAT_SLC_RST (1 << 19) 198 #define ZY7_SLCR_REBOOT_STAT_AWDT1_RST (1 << 18) 199 #define ZY7_SLCR_REBOOT_STAT_AWDT0_RST (1 << 17) 200 #define ZY7_SLCR_REBOOT_STAT_SWDT_RST (1 << 16) 201 #define ZY7_SLCR_REBOOT_STAT_BOOTROM_ERR_CODE_MASK (0xffff) 202 #define ZY7_SLCR_BOOT_MODE 0x025c 203 #define ZY7_SLCR_BOOT_MODE_PLL_BYPASS (1 << 4) 204 #define ZY7_SLCR_BOOT_MODE_JTAG_INDEP (1 << 3) 205 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_MASK 7 206 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_JTAG 0 207 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_QUAD_SPI 1 208 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_NOR 2 209 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_NAND 4 210 #define ZY7_SLCR_BOOT_MODE_BOOTDEV_SD_CARD 5 211 #define ZY7_SLCR_APU_CTRL 0x0300 212 #define ZY7_SLCR_WDT_CLK_SEL 0x0304 213 214 #define ZY7_SLCR_PSS_IDCODE 0x0530 215 #define ZY7_SLCR_PSS_IDCODE_REVISION_MASK (0xfU << 28) 216 #define ZY7_SLCR_PSS_IDCODE_REVISION_SHIFT 28 217 #define ZY7_SLCR_PSS_IDCODE_FAMILY_MASK (0x7f << 21) 218 #define ZY7_SLCR_PSS_IDCODE_FAMILY_SHIFT 21 219 #define ZY7_SLCR_PSS_IDCODE_SUB_FAMILY_MASK (0xf << 17) 220 #define ZY7_SLCR_PSS_IDCODE_SUB_FAMILY_SHIFT 17 221 #define ZY7_SLCR_PSS_IDCODE_DEVICE_MASK (0x1f << 12) 222 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z007S (0x03 << 12) 223 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z010 (0x02 << 12) 224 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z012S (0x1c << 12) 225 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z014S (0x08 << 12) 226 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z015 (0x1b << 12) 227 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z020 (0x07 << 12) 228 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z030 (0x0c << 12) 229 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z045 (0x11 << 12) 230 #define ZY7_SLCR_PSS_IDCODE_DEVICE_7Z100 (0x16 << 12) 231 #define ZY7_SLCR_PSS_IDCODE_DEVICE_SHIFT 12 232 #define ZY7_SLCR_PSS_IDCODE_MNFR_ID_MASK (0x7ff << 1) 233 #define ZY7_SLCR_PSS_IDCODE_MNFR_ID_SHIFT 1 234 235 #define ZY7_SLCR_DDR_URGENT 0x0600 236 #define ZY7_SLCR_DDR_CAL_START 0x060c 237 #define ZY7_SLCR_DDR_REF_START 0x0614 238 #define ZY7_SLCR_DDR_CMD_STA 0x0618 239 #define ZY7_SLCR_DDR_URGENT_SEL 0x061c 240 #define ZY7_SLCR_DDR_DFI_STATUS 0x0620 241 242 /* MIO Pin controls */ 243 #define ZY7_SLCR_MIO_PIN(n) (0x0700 + (n) * 4) /* 0-53 */ 244 #define ZY7_SLCR_MIO_PIN_RCVR_DIS (1 << 13) 245 #define ZY7_SLCR_MIO_PIN_PULLUP_EN (1 << 12) 246 #define ZY7_SLCR_MIO_PIN_IO_TYPE_MASK (7 << 9) 247 #define ZY7_SLCR_MIO_PIN_IO_TYPE_LVTTL (0 << 9) 248 #define ZY7_SLCR_MIO_PIN_IO_TYPE_LVCMOS18 (1 << 9) 249 #define ZY7_SLCR_MIO_PIN_IO_TYPE_LVCMOS25 (2 << 9) 250 #define ZY7_SLCR_MIO_PIN_IO_TYPE_LVCMOS33 (3 << 9) 251 #define ZY7_SLCR_MIO_PIN_IO_TYPE_HSTL (4 << 9) 252 #define ZY7_SLCR_MIO_PIN_L2_SEL_MASK (3 << 3) 253 #define ZY7_SLCR_MIO_PIN_L2_SEL_L3_MUX (0 << 3) 254 #define ZY7_SLCR_MIO_PIN_L2_SEL_SRAM_NOR_CS0 (1 << 3) 255 #define ZY7_SLCR_MIO_PIN_L2_SEL_NAND_CS (2 << 3) 256 #define ZY7_SLCR_MIO_PIN_L2_SEL_SDIO0_PC (3 << 3) 257 #define ZY7_SLCR_MIO_PIN_L1_SEL (1 << 2) 258 #define ZY7_SLCR_MIO_PIN_L0_SEL (1 << 1) 259 #define ZY7_SLCR_MIO_PIN_TRI_EN (1 << 0) 260 261 #define ZY7_SLCR_MIO_LOOPBACK 0x0804 262 #define ZY7_SLCR_MIO_LOOPBACK_I2C0_I2C1 (1 << 3) 263 #define ZY7_SLCR_MIO_LOOPBACK_CAN0_CAN1 (1 << 2) 264 #define ZY7_SLCR_MIO_LOOPBACK_UA0_UA1 (1 << 1) 265 #define ZY7_SLCR_MIO_LOOPBACK_SPI0_SPI1 (1 << 0) 266 #define ZY7_SLCR_MIO_MST_TRI0 0x080c 267 #define ZY7_SLCR_MIO_MST_TRI1 0x0810 268 #define ZY7_SLCR_SD0_WP_CD_SEL 0x0830 269 #define ZY7_SLCR_SD1_WP_CD_SEL 0x0834 270 271 /* PS-PL level shifter control. */ 272 #define ZY7_SLCR_LVL_SHFTR_EN 0x900 273 #define ZY7_SLCR_LVL_SHFTR_EN_USER_LVL_IN_EN_0 (1 << 3) /* PL to PS */ 274 #define ZY7_SLCR_LVL_SHFTR_EN_USER_LVL_OUT_EN_0 (1 << 2) /* PS to PL */ 275 #define ZY7_SLCR_LVL_SHFTR_EN_USER_LVL_IN_EN_1 (1 << 1) /* PL to PS */ 276 #define ZY7_SLCR_LVL_SHFTR_EN_USER_LVL_OUT_EN_1 (1 << 0) /* PS to PL */ 277 #define ZY7_SLCR_LVL_SHFTR_EN_ALL 0xf 278 279 #define ZY7_SLCR_OCM_CFG 0x0910 280 281 #define ZY7_SLCR_GPIOB_CTRL 0x0b00 282 #define ZY7_SLCR_GPIOB_CFG_CMOS18 0x0b04 283 #define ZY7_SLCR_GPIOB_CFG_CMOS25 0x0b08 284 #define ZY7_SLCR_GPIOB_CFG_CMOS33 0x0b0c 285 #define ZY7_SLCR_GPIOB_CFG_LVTTL 0x0b10 286 #define ZY7_SLCR_GPIOB_CFG_HSTL 0x0b14 287 #define ZY7_SLCR_GPIOB_DRVR_BIAS_CTRL 0x0b18 288 289 #define ZY7_SLCR_DDRIOB_ADDR0 0x0b40 290 #define ZY7_SLCR_DDRIOB_ADDR1 0x0b44 291 #define ZY7_SLCR_DDRIOB_DATA0 0x0b48 292 #define ZY7_SLCR_DDRIOB_DATA1 0x0b4c 293 #define ZY7_SLCR_DDRIOB_DIFF0 0x0b50 294 #define ZY7_SLCR_DDRIOB_DIFF1 0x0b54 295 #define ZY7_SLCR_DDRIOB_CLK 0x0b58 296 #define ZY7_SLCR_DDRIOB_DRIVE_SLEW_ADDR 0x0b5c 297 #define ZY7_SLCR_DDRIOB_DRIVE_SLEW_DATA 0x0b60 298 #define ZY7_SLCR_DDRIOB_DRIVE_SLEW_DIFF 0x0b64 299 #define ZY7_SLCR_DDRIOB_DRIVE_SLEW_CLK 0x0b68 300 #define ZY7_SLCR_DDRIOB_DDR_CTRL 0x0b6c 301 #define ZY7_SLCR_DDRIOB_DCI_CTRL 0x0b70 302 #define ZY7_SLCR_DDRIOB_DCI_STATUS 0x0b74 303 304 #ifdef _KERNEL 305 extern void zy7_slcr_preload_pl(void); 306 extern void zy7_slcr_postload_pl(int en_level_shifters); 307 extern int cgem_set_ref_clk(int unit, int frequency); 308 309 /* Should be consistent with SRCSEL field of FPGAx_CLK_CTRL */ 310 #define ZY7_PL_FCLK_SRC_IO 0 311 #define ZY7_PL_FCLK_SRC_IO_ALT 1 /* ZY7_PL_FCLK_SRC_IO is b0x */ 312 #define ZY7_PL_FCLK_SRC_ARM 2 313 #define ZY7_PL_FCLK_SRC_DDR 3 314 315 int zy7_pl_fclk_set_source(int unit, int source); 316 int zy7_pl_fclk_get_source(int unit); 317 int zy7_pl_fclk_set_freq(int unit, int freq); 318 int zy7_pl_fclk_get_freq(int unit); 319 int zy7_pl_fclk_enable(int unit); 320 int zy7_pl_fclk_disable(int unit); 321 int zy7_pl_fclk_enabled(int unit); 322 int zy7_pl_level_shifters_enabled(void); 323 void zy7_pl_level_shifters_enable(void); 324 void zy7_pl_level_shifters_disable(void); 325 326 #endif 327 #endif /* _ZY7_SLCR_H_ */ 328