xref: /freebsd/lib/libpmc/pmc.3 (revision 40dbb06fa73cac37d57563c07e55efd0cabbd488)
1.\" Copyright (c) 2003-2008 Joseph Koshy.  All rights reserved.
2.\"
3.\" Redistribution and use in source and binary forms, with or without
4.\" modification, are permitted provided that the following conditions
5.\" are met:
6.\" 1. Redistributions of source code must retain the above copyright
7.\"    notice, this list of conditions and the following disclaimer.
8.\" 2. Redistributions in binary form must reproduce the above copyright
9.\"    notice, this list of conditions and the following disclaimer in the
10.\"    documentation and/or other materials provided with the distribution.
11.\"
12.\" THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
13.\" ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
14.\" IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
15.\" ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
16.\" FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
17.\" DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
18.\" OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
19.\" HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
20.\" LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
21.\" OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
22.\" SUCH DAMAGE.
23.\"
24.Dd June 23, 2023
25.Dt PMC 3
26.Os
27.Sh NAME
28.Nm pmc
29.Nd library for accessing hardware performance monitoring counters
30.Sh LIBRARY
31.Lb libpmc
32.Sh SYNOPSIS
33.In pmc.h
34.Sh DESCRIPTION
35The
36.Lb libpmc
37provides a programming interface that allows applications to use
38hardware performance counters to gather performance data about
39specific processes or for the system as a whole.
40The library is implemented using the lower-level facilities offered by
41the
42.Xr hwpmc 4
43driver.
44.Ss Key Concepts
45Performance monitoring counters (PMCs) are represented by the library
46using a software abstraction.
47These
48.Dq abstract
49PMCs can have two scopes:
50.Bl -bullet
51.It
52System scope.
53These PMCs measure events in a whole-system manner, i.e., independent
54of the currently executing thread.
55System scope PMCs are allocated on specific CPUs and do not
56migrate between CPUs.
57Non-privileged process are allowed to allocate system scope PMCs if the
58.Xr hwpmc 4
59sysctl tunable:
60.Va security.bsd.unprivileged_syspmcs
61is non-zero.
62.It
63Process scope.
64These PMCs only measure hardware events when the processes they are
65attached to are executing on a CPU.
66In an SMP system, process scope PMCs migrate between CPUs along with
67their target processes.
68.El
69.Pp
70Orthogonal to PMC scope, PMCs may be allocated in one of two
71operational modes:
72.Bl -bullet
73.It
74Counting PMCs measure events according to their scope
75(system or process).
76The application needs to explicitly read these counters
77to retrieve their value.
78.It
79Sampling PMCs cause the CPU to be periodically interrupted
80and information about its state of execution to be collected.
81Sampling PMCs are used to profile specific processes and kernel
82threads or to profile the system as a whole.
83.El
84.Pp
85The scope and operational mode for a software PMC are specified at
86PMC allocation time.
87An application is allowed to allocate multiple PMCs subject
88to availability of hardware resources.
89.Pp
90The library uses human-readable strings to name the event being
91measured by hardware.
92The syntax used for specifying a hardware event along with additional
93event specific qualifiers (if any) is described in detail in section
94.Sx "EVENT SPECIFIERS"
95below.
96.Pp
97PMCs are associated with the process that allocated them and
98will be automatically reclaimed by the system when the process exits.
99Additionally, process-scope PMCs have to be attached to one or more
100target processes before they can perform measurements.
101A process-scope PMC may be attached to those target processes
102that its owner process would otherwise be permitted to debug.
103An owner process may attach PMCs to itself allowing
104it to measure its own behavior.
105Additionally, on some machine architectures, such self-attached PMCs
106may be read cheaply using specialized instructions supported by the
107processor.
108.Pp
109Certain kinds of PMCs require that a log file be configured before
110they may be started.
111These include:
112.Bl -bullet
113.It
114System scope sampling PMCs.
115.It
116Process scope sampling PMCs.
117.It
118Process scope counting PMCs that have been configured to report PMC
119readings on process context switches or process exits.
120.El
121.Pp
122Up to one log file may be configured per owner process.
123Events logged to a log file may be subsequently analyzed using the
124.Xr pmclog 3
125family of functions.
126.Ss Supported CPUs
127The CPUs known to the PMC library are named by the
128.Vt "enum pmc_cputype"
129enumeration.
130Supported CPUs include:
131.Pp
132.Bl -tag -width "Li PMC_CPU_ARMV7_CORTEX_A15" -compact
133.It Li PMC_CPU_AMD_K8
134.Tn "AMD Athlon64"
135CPUs.
136.It Li PMC_CPU_ARMV7_CORTEX_A5
137.Tn ARMv7
138.Tn Cortex A5
139CPUs.
140.It Li PMC_CPU_ARMV7_CORTEX_A7
141.Tn ARMv7
142.Tn Cortex A7
143CPUs.
144.It Li PMC_CPU_ARMV7_CORTEX_A8
145.Tn ARMv7
146.Tn Cortex A8
147CPUs.
148.It Li PMC_CPU_ARMV7_CORTEX_A9
149.Tn ARMv7
150.Tn Cortex A9
151CPUs.
152.It Li PMC_CPU_ARMV7_CORTEX_A15
153.Tn ARMv7 Cortex A15
154CPUs.
155.It Li PMC_CPU_ARMV7_CORTEX_A17
156.Tn ARMv7
157.Tn Cortex A17
158CPUs.
159.It Li PMC_CPU_ARMV8_CORTEX_A53
160ARMv8
161.Tn Cortex A53
162CPUs.
163.It Li PMC_CPU_ARMV8_CORTEX_A57
164ARMv8
165.Tn Cortex A57
166CPUs.
167.It Li PMC_CPU_ARMV8_CORTEX_A76
168ARMv8
169.Tn Cortex A76
170CPUs.
171.It Li GENERIC
172Generic
173.It Li PMC_CPU_INTEL_ATOM
174.Tn Intel
175.Tn Atom
176CPUs and other CPUs conforming to version 3 of the
177.Tn Intel
178performance measurement architecture.
179.It Li PMC_CPU_INTEL_CORE
180.Tn Intel
181.Tn Core Solo
182and
183.Tn Core Duo
184CPUs, and other CPUs conforming to version 1 of the
185.Tn Intel
186performance measurement architecture.
187.It Li PMC_CPU_INTEL_CORE2
188.Tn Intel
189.Tn "Core2 Solo" ,
190.Tn "Core2 Duo"
191and
192.Tn "Core2 Extreme"
193CPUs, and other CPUs conforming to version 2 of the
194.Tn Intel
195performance measurement architecture.
196.It Li PMC_CPU_PPC_7450
197.Tn PowerPC
198MPC7450 CPUs.
199.It Li PMC_CPU_PPC_970
200.Tn IBM
201.Tn PowerPC
202970 CPUs.
203.It Li PMC_CPU_PPC_E500
204.Tn PowerPC
205e500 Core CPUs.
206.It Li PMC_CPU_PPC_POWER8
207.Tn IBM
208.Tn POWER8 and
209.Tn POWER9
210CPUs.
211.El
212.Ss Supported PMCs
213PMCs supported by this library are named by the
214.Vt enum pmc_class
215enumeration.
216Supported PMC classes include:
217.Pp
218.Bl -tag -width "Li PMC_CLASS_POWER8" -compact
219.It Li PMC_CLASS_IAF
220Fixed function hardware counters presents in CPUs conforming to the
221.Tn Intel
222performance measurement architecture version 2 and later.
223.It Li PMC_CLASS_IAP
224Programmable hardware counters present in CPUs conforming to the
225.Tn Intel
226performance measurement architecture version 1 and later.
227.It Li PMC_CLASS_IBS
228.Tn AMD
229Instruction Based Sampling (IBS) counters present in
230.Tn AMD
231Family 10h and above.
232.It Li PMC_CLASS_K8
233Programmable hardware counters present in
234.Tn "AMD Athlon64"
235CPUs.
236.It Li PMC_CLASS_TSC
237The timestamp counter on i386 and amd64 architecture CPUs.
238.It Li PMC_CLASS_ARMV7
239.Tn ARMv7
240.It Li PMC_CLASS_ARMV8
241.Tn ARMv8
242.It Li PMC_CLASS_PPC970
243.Tn IBM
244.Tn PowerPC
245970 class.
246.It Li PMC_CLASS_POWER8
247.Tn IBM
248.Tn POWER8
249class.
250.It Li PMC_CLASS_SOFT
251Software events.
252.El
253.Ss PMC Capabilities
254Capabilities of performance monitoring hardware are denoted using
255the
256.Vt "enum pmc_caps"
257enumeration.
258Supported capabilities include:
259.Pp
260.Bl -tag -width "Li PMC_CAP_INTERRUPT" -compact
261.It Li PMC_CAP_CASCADE
262The ability to cascade counters.
263.It Li PMC_CAP_DOMWIDE
264Separate counters tied to each NUMA domain.
265.It Li PMC_CAP_EDGE
266The ability to count negated to asserted transitions of the hardware
267conditions being probed for.
268.It Li PMC_CAP_INTERRUPT
269The ability to interrupt the CPU.
270.It Li PMC_CAP_INVERT
271The ability to invert the sense of the hardware conditions being
272measured.
273.It Li PMC_CAP_PRECISE
274The ability to perform precise sampling.
275.It Li PMC_CAP_QUALIFIER
276The hardware allows monitored to be further qualified in some
277system dependent way.
278.It Li PMC_CAP_READ
279The ability to read from performance counters.
280.It Li PMC_CAP_SYSTEM
281The ability to restrict counting of hardware events to when the CPU is
282running privileged code.
283.It Li PMC_CAP_SYSWIDE
284A single counter aggregating events for the whole system.
285.It Li PMC_CAP_THRESHOLD
286The ability to ignore simultaneous hardware events below a
287programmable threshold.
288.It Li PMC_CAP_USER
289The ability to restrict counting of hardware events to those when the
290CPU is running unprivileged code.
291.It Li PMC_CAP_WRITE
292The ability to write to performance counters.
293.El
294.Ss CPU Naming Conventions
295CPUs are named using small integers from zero up to, but
296excluding, the value returned by function
297.Fn pmc_ncpu .
298On platforms supporting sparsely numbered CPUs not all the numbers in
299this range will denote valid CPUs.
300Operations on non-existent CPUs will return an error.
301.Ss Functional Grouping of the API
302This section contains a brief overview of the available functionality
303in the PMC library.
304Each function listed here is described further in its own manual page.
305.Bl -tag -width 2n
306.It Administration
307.Bl -tag -width 6n -compact
308.It Fn pmc_disable , Fn pmc_enable
309Administratively disable (enable) specific performance monitoring
310counter hardware.
311Counters that are disabled will not be available to applications to
312use.
313.El
314.It "Convenience Functions"
315.Bl -tag -width 6n -compact
316.It Fn pmc_event_names_of_class
317Returns a list of event names supported by a given PMC type.
318.It Fn pmc_name_of_capability
319Convert a
320.Dv PMC_CAP_*
321flag to a human-readable string.
322.It Fn pmc_name_of_class
323Convert a
324.Dv PMC_CLASS_*
325constant to a human-readable string.
326.It Fn pmc_name_of_cputype
327Return a human-readable name for a CPU type.
328.It Fn pmc_name_of_disposition
329Return a human-readable string describing a PMC's disposition.
330.It Fn pmc_name_of_event
331Convert a numeric event code to a human-readable string.
332.It Fn pmc_name_of_mode
333Convert a
334.Dv PMC_MODE_*
335constant to a human-readable name.
336.It Fn pmc_name_of_state
337Return a human-readable string describing a PMC's current state.
338.El
339.It "Library Initialization"
340.Bl -tag -width 6n -compact
341.It Fn pmc_init
342Initialize the library.
343This function must be called before any other library function.
344.El
345.It "Log File Handling"
346.Bl -tag -width 6n -compact
347.It Fn pmc_configure_logfile
348Configure a log file for
349.Xr hwpmc 4
350to write logged events to.
351.It Fn pmc_flush_logfile
352Flush all pending log data in
353.Xr hwpmc 4 Ns Ap s
354buffers.
355.It Fn pmc_close_logfile
356Flush all pending log data and close
357.Xr hwpmc 4 Ns Ap s
358side of the stream.
359.It Fn pmc_writelog
360Append arbitrary user data to the current log file.
361.El
362.It "PMC Management"
363.Bl -tag -width 6n -compact
364.It Fn pmc_allocate , Fn pmc_release
365Allocate (free) a PMC.
366.It Fn pmc_attach , Fn pmc_detach
367Attach (detach) a process scope PMC to a target.
368.It Fn pmc_read , Fn pmc_write , Fn pmc_rw
369Read (write) a value from (to) a PMC.
370.It Fn pmc_start , Fn pmc_stop
371Start (stop) a software PMC.
372.It Fn pmc_set
373Set the reload value for a sampling PMC.
374.El
375.It "Queries"
376.Bl -tag -width 6n -compact
377.It Fn pmc_capabilities
378Retrieve the capabilities for a given PMC.
379.It Fn pmc_cpuinfo
380Retrieve information about the CPUs and PMC hardware present in the
381system.
382.It Fn pmc_get_driver_stats
383Retrieve statistics maintained by
384.Xr hwpmc 4 .
385.It Fn pmc_ncpu
386Determine the greatest possible CPU number on the system.
387.It Fn pmc_npmc
388Return the number of hardware PMCs present in a given CPU.
389.It Fn pmc_pmcinfo
390Return information about the state of a given CPU's PMCs.
391.It Fn pmc_width
392Determine the width of a hardware counter in bits.
393.El
394.It "x86 Architecture Specific API"
395.Bl -tag -width 6n -compact
396.It Fn pmc_get_msr
397Returns the processor model specific register number
398associated with
399.Fa pmc .
400Applications may then use the x86
401.Ic RDPMC
402instruction to directly read the contents of the PMC.
403.El
404.El
405.Ss Signal Handling Requirements
406Applications using PMCs are required to handle the following signals:
407.Bl -tag -width ".Dv SIGBUS"
408.It Dv SIGBUS
409When the
410.Xr hwpmc 4
411module is unloaded using
412.Xr kldunload 8 ,
413processes that have PMCs allocated to them will be sent a
414.Dv SIGBUS
415signal.
416.It Dv SIGIO
417The
418.Xr hwpmc 4
419driver will send a PMC owning process a
420.Dv SIGIO
421signal if:
422.Bl -bullet
423.It
424any process-mode PMC allocated by it loses all its
425target processes.
426.It
427the driver encounters an error when writing log data to a
428configured log file.
429This error may be retrieved by a subsequent call to
430.Fn pmc_flush_logfile .
431.El
432.El
433.Ss Typical Program Flow
434.Bl -enum
435.It
436An application would first invoke function
437.Fn pmc_init
438to allow the library to initialize itself.
439.It
440Signal handling would then be set up.
441.It
442Next the application would allocate the PMCs it desires using function
443.Fn pmc_allocate .
444.It
445Initial values for PMCs may be set using function
446.Fn pmc_set .
447.It
448If a log file is necessary for the PMCs to work, it would
449be configured using function
450.Fn pmc_configure_logfile .
451.It
452Process scope PMCs would then be attached to their target processes
453using function
454.Fn pmc_attach .
455.It
456The PMCs would then be started using function
457.Fn pmc_start .
458.It
459Once started, the values of counting PMCs may be read using function
460.Fn pmc_read .
461For PMCs that write events to the log file, this logged data would be
462read and parsed using the
463.Xr pmclog 3
464family of functions.
465.It
466PMCs are stopped using function
467.Fn pmc_stop ,
468and process scope PMCs are detached from their targets using
469function
470.Fn pmc_detach .
471.It
472Before the process exits, it may release its PMCs using function
473.Fn pmc_release .
474Any configured log file may be closed using function
475.Fn pmc_configure_logfile .
476.El
477.Sh EVENT SPECIFIERS
478Event specifiers are strings comprising of an event name, followed by
479optional parameters modifying the semantics of the hardware event
480being probed.
481Event names are PMC architecture dependent, but the PMC library defines
482machine independent aliases for commonly used events.
483.Pp
484Event specifiers spellings are case-insensitive and space characters,
485periods, underscores and hyphens are considered equivalent to each other.
486Thus the event specifiers
487.Qq "Example Event" ,
488.Qq "example-event" ,
489and
490.Qq "EXAMPLE_EVENT"
491are equivalent.
492.Ss PMC Architecture Dependent Events
493PMC architecture dependent event specifiers are described in the
494following manual pages:
495.Bl -column " PMC_CLASS_TSC " "MANUAL PAGE "
496.It Em "PMC Class"      Ta Em "Manual Page"
497.It Li PMC_CLASS_IAF    Ta Xr pmc.iaf 3
498.It Li PMC_CLASS_IAP    Ta Xr pmc.atom 3 , Xr pmc.core 3 , Xr pmc.core2 3
499.It Li PMC_CLASS_IBS    Ta Xr pmc.ibs 3
500.It Li PMC_CLASS_K8     Ta Xr pmc.amd 3
501.It Li PMC_CLASS_TSC    Ta Xr pmc.tsc 3
502.El
503.Ss Event Name Aliases
504Event name aliases are PMC-independent names for commonly used events.
505The following aliases are known to this version of the
506.Nm pmc
507library:
508.Bl -tag -width indent
509.It Li branches
510Measure the number of branches retired.
511.It Li branch-mispredicts
512Measure the number of retired branches that were mispredicted.
513.It Li cycles
514Measure processor cycles.
515This event is implemented using the processor's Time Stamp Counter
516register.
517.It Li dc-misses
518Measure the number of data cache misses.
519.It Li ic-misses
520Measure the number of instruction cache misses.
521.It Li instructions
522Measure the number of instructions retired.
523.It Li interrupts
524Measure the number of interrupts seen.
525.It Li unhalted-cycles
526Measure the number of cycles the processor is not in a halted
527or sleep state.
528.El
529.Sh COMPATIBILITY
530The interface between the
531.Nm pmc
532library and the
533.Xr hwpmc 4
534driver is intended to be private to the implementation and may
535change.
536In order to ease forward compatibility with future versions of the
537.Xr hwpmc 4
538driver, applications are urged to dynamically link with the
539.Nm pmc
540library.
541Doing otherwise is unsupported.
542.Sh SEE ALSO
543.Xr pmc.amd 3 ,
544.Xr pmc.atom 3 ,
545.Xr pmc.core 3 ,
546.Xr pmc.core2 3 ,
547.Xr pmc.haswell 3 ,
548.Xr pmc.haswelluc 3 ,
549.Xr pmc.haswellxeon 3 ,
550.Xr pmc.iaf 3 ,
551.Xr pmc.ibs 3 ,
552.Xr pmc.ivybridge 3 ,
553.Xr pmc.ivybridgexeon 3 ,
554.Xr pmc.sandybridge 3 ,
555.Xr pmc.sandybridgeuc 3 ,
556.Xr pmc.sandybridgexeon 3 ,
557.Xr pmc.soft 3 ,
558.Xr pmc.tsc 3 ,
559.Xr pmc.westmere 3 ,
560.Xr pmc.westmereuc 3 ,
561.Xr pmc_allocate 3 ,
562.Xr pmc_attach 3 ,
563.Xr pmc_capabilities 3 ,
564.Xr pmc_configure_logfile 3 ,
565.Xr pmc_disable 3 ,
566.Xr pmc_event_names_of_class 3 ,
567.Xr pmc_get_driver_stats 3 ,
568.Xr pmc_get_msr 3 ,
569.Xr pmc_init 3 ,
570.Xr pmc_name_of_capability 3 ,
571.Xr pmc_read 3 ,
572.Xr pmc_set 3 ,
573.Xr pmc_start 3 ,
574.Xr pmclog 3 ,
575.Xr hwpmc 4 ,
576.Xr pmccontrol 8 ,
577.Xr pmcstat 8
578.Sh HISTORY
579The
580.Nm pmc
581library first appeared in
582.Fx 6.0 .
583.Sh AUTHORS
584The
585.Lb libpmc
586library was written by
587.An Joseph Koshy Aq Mt jkoshy@FreeBSD.org .
588