Home
last modified time | relevance | path

Searched refs:wait_reg_mem (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c624 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WAIT_REG_MEM; in mes_v11_0_misc_op()
625 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v11_0_misc_op()
626 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v11_0_misc_op()
627 misc_pkt.wait_reg_mem.reg_offset1 = input->wrm_reg.reg0; in mes_v11_0_misc_op()
628 misc_pkt.wait_reg_mem.reg_offset2 = 0; in mes_v11_0_misc_op()
632 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WR_WAIT_WR_REG; in mes_v11_0_misc_op()
633 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v11_0_misc_op()
634 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v11_0_misc_op()
635 misc_pkt.wait_reg_mem.reg_offset1 = input->wrm_reg.reg0; in mes_v11_0_misc_op()
636 misc_pkt.wait_reg_mem.reg_offset2 = input->wrm_reg.reg1; in mes_v11_0_misc_op()
H A Dmes_v12_1.c556 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WAIT_REG_MEM; in mes_v12_1_misc_op()
557 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v12_1_misc_op()
558 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v12_1_misc_op()
559 misc_pkt.wait_reg_mem.reg_offset2 = 0; in mes_v12_1_misc_op()
562 &misc_pkt.wait_reg_mem.rrmt_opt1, in mes_v12_1_misc_op()
563 &misc_pkt.wait_reg_mem.reg_offset1); in mes_v12_1_misc_op()
567 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WR_WAIT_WR_REG; in mes_v12_1_misc_op()
568 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v12_1_misc_op()
569 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v12_1_misc_op()
572 &misc_pkt.wait_reg_mem.rrmt_opt1, in mes_v12_1_misc_op()
[all …]
H A Dmes_v12_0.c665 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WAIT_REG_MEM; in mes_v12_0_misc_op()
666 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v12_0_misc_op()
667 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v12_0_misc_op()
668 misc_pkt.wait_reg_mem.reg_offset1 = input->wrm_reg.reg0; in mes_v12_0_misc_op()
669 misc_pkt.wait_reg_mem.reg_offset2 = 0; in mes_v12_0_misc_op()
673 misc_pkt.wait_reg_mem.op = WRM_OPERATION__WR_WAIT_WR_REG; in mes_v12_0_misc_op()
674 misc_pkt.wait_reg_mem.reference = input->wrm_reg.ref; in mes_v12_0_misc_op()
675 misc_pkt.wait_reg_mem.mask = input->wrm_reg.mask; in mes_v12_0_misc_op()
676 misc_pkt.wait_reg_mem.reg_offset1 = input->wrm_reg.reg0; in mes_v12_0_misc_op()
677 misc_pkt.wait_reg_mem.reg_offset2 = input->wrm_reg.reg1; in mes_v12_0_misc_op()
/linux/drivers/gpu/drm/radeon/
H A Dr600_cs.c833 struct radeon_cs_packet p3reloc, wait_reg_mem; in r600_cs_common_vline_parse() local
842 r = radeon_cs_packet_parse(p, &wait_reg_mem, p->idx); in r600_cs_common_vline_parse()
847 if (wait_reg_mem.type != RADEON_PACKET_TYPE3 || in r600_cs_common_vline_parse()
848 wait_reg_mem.opcode != PACKET3_WAIT_REG_MEM) { in r600_cs_common_vline_parse()
853 wait_reg_mem_info = radeon_get_ib_value(p, wait_reg_mem.idx + 1); in r600_cs_common_vline_parse()
869 if ((radeon_get_ib_value(p, wait_reg_mem.idx + 2) << 2) != vline_status[0]) { in r600_cs_common_vline_parse()
874 if (radeon_get_ib_value(p, wait_reg_mem.idx + 5) != RADEON_VLINE_STAT) { in r600_cs_common_vline_parse()
880 r = radeon_cs_packet_parse(p, &p3reloc, p->idx + wait_reg_mem.count + 2); in r600_cs_common_vline_parse()
885 p->idx += wait_reg_mem.count + 2; in r600_cs_common_vline_parse()