Home
last modified time | relevance | path

Searched refs:tiling_info (Results 1 – 25 of 37) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_mem_input.c101 struct dc_tiling_info *tiling_info) in get_mi_tiling() argument
103 switch (tiling_info->gfx8.array_mode) { in get_mi_tiling()
136 struct dc_tiling_info *tiling_info, in dce_mi_program_pte_vm() argument
141 enum mi_tiling_format mi_tiling = get_mi_tiling(tiling_info); in dce_mi_program_pte_vm()
653 struct dc_tiling_info *tiling_info, in dce_mi_program_surface_config() argument
662 program_tiling(dce_mi, tiling_info); in dce_mi_program_surface_config()
673 struct dc_tiling_info *tiling_info, in dce60_mi_program_surface_config() argument
682 program_tiling(dce_mi, tiling_info); in dce60_mi_program_surface_config()
/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_mem_input_v.c526 struct dc_tiling_info *tiling_info, in get_dvmm_hw_setting() argument
544 switch (tiling_info->gfx8.array_mode) { in get_dvmm_hw_setting()
566 struct dc_tiling_info *tiling_info, in dce_mem_input_v_program_pte_vm() argument
570 const unsigned int *pte = get_dvmm_hw_setting(tiling_info, format, false); in dce_mem_input_v_program_pte_vm()
571 const unsigned int *pte_chroma = get_dvmm_hw_setting(tiling_info, format, true); in dce_mem_input_v_program_pte_vm()
639 struct dc_tiling_info *tiling_info, in dce_mem_input_v_program_surface_config() argument
648 program_tiling(mem_input110, tiling_info, format); in dce_mem_input_v_program_surface_config()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dmem_input.h153 struct dc_tiling_info *tiling_info,
167 struct dc_tiling_info *tiling_info,
H A Dhubp.h181 struct dc_tiling_info *tiling_info,
195 struct dc_tiling_info *tiling_info,
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn201/
H A Ddcn201_hubp.c45 struct dc_tiling_info *tiling_info, in hubp201_program_surface_config() argument
53 hubp1_program_tiling(hubp, tiling_info, format); in hubp201_program_surface_config()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn35/
H A Ddcn35_hubp.c175 struct dc_tiling_info *tiling_info, in hubp35_program_surface_config() argument
185 hubp3_program_tiling(hubp2, tiling_info, format); in hubp35_program_surface_config()
H A Ddcn35_hubp.h68 struct dc_tiling_info *tiling_info,
/linux/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_hw_sequencer.c105 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in dce60_should_enable_fbc()
319 &plane_state->tiling_info, in dce60_program_front_end_for_pipe()
331 &plane_state->tiling_info, in dce60_program_front_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_plane.h50 struct dc_tiling_info *tiling_info,
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/
H A Ddml21_utils.c304 memcpy(&phantom_plane->tiling_info, &main_plane->tiling_info, in dml21_add_phantom_plane()
305 sizeof(phantom_plane->tiling_info)); in dml21_add_phantom_plane()
H A Ddml21_translation_helper.c723 switch (plane_state->tiling_info.gfxversion) { in populate_dml21_surface_config_from_plane_state()
731 surface->tiling = gfx9_to_dml2_swizzle_mode(plane_state->tiling_info.gfx9.swizzle); in populate_dml21_surface_config_from_plane_state()
734 surface->tiling = gfx_addr3_to_dml2_swizzle_mode(plane_state->tiling_info.gfx_addr3.swizzle); in populate_dml21_surface_config_from_plane_state()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn30/
H A Ddcn30_hubp.c414 struct dc_tiling_info *tiling_info, in hubp3_program_surface_config() argument
424 hubp3_program_tiling(hubp2, tiling_info, format); in hubp3_program_surface_config()
H A Ddcn30_hubp.h267 struct dc_tiling_info *tiling_info,
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_mall_phantom.c765 memcpy(&phantom_plane->tiling_info, &curr_pipe->plane_state->tiling_info, in enable_phantom_plane()
766 sizeof(phantom_plane->tiling_info)); in enable_phantom_plane()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gem.c607 amdgpu_bo_get_tiling_flags(robj, &args->data.tiling_info); in amdgpu_gem_metadata_ioctl()
617 r = amdgpu_bo_set_tiling_flags(robj, args->data.tiling_info); in amdgpu_gem_metadata_ioctl()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.c595 struct dc_tiling_info *tiling_info, in hubp401_program_surface_config() argument
605 hubp401_program_tiling(hubp2, tiling_info, format); in hubp401_program_surface_config()
H A Ddcn401_hubp.h291 struct dc_tiling_info *tiling_info,
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.h385 struct dc_tiling_info *tiling_info,
H A Ddcn20_hubp.c553 struct dc_tiling_info *tiling_info, in hubp2_program_surface_config() argument
563 hubp2_program_tiling(hubp2, tiling_info, format); in hubp2_program_surface_config()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c558 struct dc_tiling_info *tiling_info, in hubp1_program_surface_config() argument
566 hubp1_program_tiling(hubp, tiling_info, format); in hubp1_program_surface_config()
/linux/include/uapi/drm/
H A Damdgpu_drm.h448 __u64 tiling_info; member
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h1310 struct dc_tiling_info tiling_info; member
1381 struct dc_tiling_info tiling_info; member
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c339 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params()
348 …input->src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.s… in pipe_ctx_to_e2e_pipe_params()
1010 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource_helpers.c404 …if (pipe->plane_state && !disable_unbounded_requesting && pipe->plane_state->tiling_info.gfx9.swiz… in dcn32_set_det_allocations()
H A Ddcn32_resource.c1664 memcpy(&phantom_plane->tiling_info, &curr_pipe->plane_state->tiling_info, in dcn32_enable_phantom_plane()
1665 sizeof(phantom_plane->tiling_info)); in dcn32_enable_phantom_plane()

12