Home
last modified time | relevance | path

Searched refs:speedbin (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/cpufreq/
H A Dsun50i-cpufreq-nvmem.c31 u32 (*efuse_xlate)(u32 speedbin);
34 static u32 sun50i_h6_efuse_xlate(u32 speedbin) in sun50i_h6_efuse_xlate() argument
38 efuse_value = (speedbin >> NVMEM_SHIFT) & NVMEM_MASK; in sun50i_h6_efuse_xlate()
51 static u32 sun50i_a100_efuse_xlate(u32 speedbin) in sun50i_a100_efuse_xlate() argument
55 efuse_value = (speedbin >> SUN50I_A100_NVMEM_SHIFT) & in sun50i_a100_efuse_xlate()
82 static u32 sun50i_h616_efuse_xlate(u32 speedbin) in sun50i_h616_efuse_xlate() argument
87 switch (speedbin & 0xffff) { in sun50i_h616_efuse_xlate()
119 speedbin & 0xffff); in sun50i_h616_efuse_xlate()
198 u32 speedbin = 0; in sun50i_cpufreq_get_efuse() local
228 memcpy(&speedbin, speedbin_ptr, len); in sun50i_cpufreq_get_efuse()
[all …]
/linux/drivers/gpu/drm/msm/adreno/
H A Da6xx_gpu.c2597 return BIT(info->speedbins[i].speedbin); in fuse_to_supp_hw()
2603 const struct adreno_info *info, u32 *speedbin) in a6xx_read_speedbin() argument
2608 ret = adreno_read_speedbin(dev, speedbin); in a6xx_read_speedbin()
2613 *speedbin = a6xx_cx_misc_read(a6xx_gpu, REG_A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS); in a6xx_read_speedbin()
2614 *speedbin = A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS_FINALFREQLIMIT(*speedbin); in a6xx_read_speedbin()
2625 u32 speedbin; in a6xx_set_supported_hw() local
2628 ret = a6xx_read_speedbin(dev, a6xx_gpu, info, &speedbin); in a6xx_set_supported_hw()
2641 supp_hw = fuse_to_supp_hw(info, speedbin); in a6xx_set_supported_hw()
2646 speedbin); in a6xx_set_supported_hw()
2679 u32 speedbin; in a6xx_gpu_init() local
[all …]
H A Dadreno_gpu.h100 uint16_t speedbin; member
207 uint16_t speedbin; member
670 int adreno_read_speedbin(struct device *dev, u32 *speedbin);
H A Da5xx_gpu.c1731 u32 speedbin; in a5xx_gpu_init() local
1759 if (adreno_read_speedbin(&pdev->dev, &speedbin) || !speedbin) in a5xx_gpu_init()
1760 speedbin = 0xffff; in a5xx_gpu_init()
1761 adreno_gpu->speedbin = (uint16_t) (0xffff & speedbin); in a5xx_gpu_init()
H A Dadreno_gpu.c393 *value |= ((uint64_t) adreno_gpu->speedbin) << 32; in adreno_get_param()
1189 int adreno_read_speedbin(struct device *dev, u32 *speedbin) in adreno_read_speedbin() argument
1191 return nvmem_cell_read_variable_le_u32(dev, "speed_bin", speedbin); in adreno_read_speedbin()