| /linux/drivers/net/ethernet/marvell/octeontx2/af/ |
| H A D | rvu_cpt.c | 35 reg = rvu_read64(rvu, blkaddr, CPT_AF_EXEX_STS(e)); \ 55 reg = rvu_read64(rvu, BLKADDR_CPT0, CPT_AF_CONSTANTS1); in cpt_max_engines_get() 90 reg = rvu_read64(rvu, blkaddr, CPT_AF_FLTX_INT(vec)); in cpt_af_flt_intr_handler() 106 grp = rvu_read64(rvu, blkaddr, CPT_AF_EXEX_CTL2(eng)) & 0xFF; in cpt_af_flt_intr_handler() 109 val = rvu_read64(rvu, blkaddr, CPT_AF_EXEX_CTL(eng)); in cpt_af_flt_intr_handler() 117 val = rvu_read64(rvu, blkaddr, CPT_AF_EXEX_STS(eng)); in cpt_af_flt_intr_handler() 150 reg = rvu_read64(rvu, blkaddr, CPT_AF_RVU_INT); in rvu_cpt_af_rvu_intr_handler() 164 reg = rvu_read64(rvu, blkaddr, CPT_AF_RAS_INT); in rvu_cpt_af_ras_intr_handler() 228 offs = rvu_read64(rvu, blkaddr, CPT_PRIV_AF_INT_CFG) & 0x7FF; in cpt_unregister_interrupts() 329 offs = rvu_read64(rvu, blkaddr, CPT_PRIV_AF_INT_CFG) & 0x7FF; in cpt_register_interrupts() [all …]
|
| H A D | rvu_cn10k.c | 30 tbl_base = rvu_read64(rvu, BLKADDR_APR, APR_AF_LMT_MAP_BASE); in lmtst_map_table_ops() 31 cfg = rvu_read64(rvu, BLKADDR_APR, APR_AF_LMT_CFG); in lmtst_map_table_ops() 58 rvu_read64(rvu, BLKADDR_APR, APR_AF_LMT_CTL); in lmtst_map_table_ops() 96 val = rvu_read64(rvu, BLKADDR_RVUM, RVU_AF_SMMU_ADDR_RSP_STS); in rvu_get_lmtaddr() 105 pa = rvu_read64(rvu, BLKADDR_RVUM, RVU_AF_SMMU_TLN_FLIT0) >> 18; in rvu_get_lmtaddr() 308 nix_const = rvu_read64(rvu, blkaddr, NIX_AF_CONST); in rvu_set_channels_base() 309 nix_const1 = rvu_read64(rvu, blkaddr, NIX_AF_CONST1); in rvu_set_channels_base() 453 u64 nix_const1 = rvu_read64(rvu, blkaddr, NIX_AF_CONST1); in __rvu_nix_set_channels() 454 u64 nix_const = rvu_read64(rvu, blkaddr, NIX_AF_CONST); in __rvu_nix_set_channels() 468 cfg = rvu_read64(rvu, blkaddr, NIX_AF_LINKX_CFG(nix_link)); in __rvu_nix_set_channels() [all …]
|
| H A D | rvu.c | 307 cfg = rvu_read64(rvu, BLKADDR_RVUM, reg | (devnum << 16)); in rvu_get_blkaddr() 315 cfg = rvu_read64(rvu, BLKADDR_RVUM, reg | (devnum << 16)); in rvu_get_blkaddr() 323 cfg = rvu_read64(rvu, BLKADDR_RVUM, reg | (devnum << 16)); in rvu_get_blkaddr() 331 cfg = rvu_read64(rvu, BLKADDR_RVUM, reg | (devnum << 16)); in rvu_get_blkaddr() 409 cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_CFG(pf)); in rvu_get_pf_numvfs() 425 cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_CFG(pf)); in rvu_get_hwvf() 453 cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_CFG(pf)); in is_pf_func_valid() 556 cfg = rvu_read64(rvu, block->addr, in rvu_scan_block() 612 cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_CFG(pf)); in rvu_setup_msix_resources() 621 cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_MSIX_CFG(pf)); in rvu_setup_msix_resources() [all …]
|
| H A D | rvu_nix.c | 513 cfg = rvu_read64(rvu, blkaddr, NIX_AF_CONST1); in nix_setup_bpids() 614 cfg = rvu_read64(rvu, blkaddr, NIX_AF_RX_CHANX_CFG(chan_v)); in nix_bp_disable() 768 cfg = rvu_read64(rvu, blkaddr, NIX_AF_RX_CHANX_CFG(chan_v)); in nix_bp_enable() 860 cfg = (rvu_read64(rvu, blkaddr, NIX_AF_CONST1) >> 48) & 0xFF; in nix_setup_lso() 864 cfg = rvu_read64(rvu, blkaddr, NIX_AF_LSO_CFG); in nix_setup_lso() 978 reg = rvu_read64(rvu, block->addr, NIX_AF_AQ_STATUS); in nix_aq_enqueue_wait() 1090 cfg = rvu_read64(rvu, blkaddr, NIX_AF_LFX_RSS_CFG(nixlf)); in rvu_nix_blk_aq_enq_inst() 1096 cfg = rvu_read64(rvu, blkaddr, NIX_AF_RX_MCAST_CFG); in rvu_nix_blk_aq_enq_inst() 1565 ctx_cfg = rvu_read64(rvu, blkaddr, NIX_AF_CONST3); in rvu_mbox_handler_nix_lf_alloc() 1625 cfg = rvu_read64(rvu, blkaddr, NIX_AF_CONST2); in rvu_mbox_handler_nix_lf_alloc() [all …]
|
| H A D | rvu_devlink.c | 71 intr = rvu_read64(rvu, blkaddr, NIX_AF_RVU_INT); in rvu_nix_af_rvu_intr_handler() 106 intr = rvu_read64(rvu, blkaddr, NIX_AF_GEN_INT); in rvu_nix_af_rvu_gen_handler() 141 intr = rvu_read64(rvu, blkaddr, NIX_AF_ERR_INT); in rvu_nix_af_rvu_err_handler() 176 intr = rvu_read64(rvu, blkaddr, NIX_AF_ERR_INT); in rvu_nix_af_rvu_ras_handler() 196 offs = rvu_read64(rvu, blkaddr, NIX_PRIV_AF_INT_CFG) & 0x3ff; in rvu_nix_unregister_interrupts() 228 base = rvu_read64(rvu, blkaddr, NIX_PRIV_AF_INT_CFG) & 0x3ff; in rvu_nix_register_interrupts() 626 intr = rvu_read64(rvu, blkaddr, NPA_AF_RVU_INT); in rvu_npa_af_rvu_intr_handler() 661 intr = rvu_read64(rvu, blkaddr, NPA_AF_GEN_INT); in rvu_npa_af_gen_intr_handler() 695 intr = rvu_read64(rvu, blkaddr, NPA_AF_ERR_INT); in rvu_npa_af_err_intr_handler() 730 intr = rvu_read64(rvu, blkaddr, NPA_AF_RAS); in rvu_npa_af_ras_intr_handler() [all …]
|
| H A D | rvu_npc.c | 114 val = rvu_read64(rvu, blkaddr, NPC_AF_PKINDX_ACTION0(pkind)); in npc_config_ts_kpuaction() 245 cfg = rvu_read64(rvu, blkaddr, in is_mcam_entry_enabled() 249 cfg = rvu_read64(rvu, blkaddr, in is_mcam_entry_enabled() 472 return rvu_read64(rvu, blkaddr, reg); in npc_get_default_entry_action() 605 cam1 = rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() 607 cam0 = rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() 611 cam1 = rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() 613 cam0 = rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() 618 entry->action = rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() 621 rvu_read64(rvu, blkaddr, in npc_read_mcam_entry() [all …]
|
| H A D | rvu_sdp.c | 119 rsp->num_chan = rvu_read64(rvu, blkaddr, NIX_AF_CONST1) & 0xFFFUL; in rvu_mbox_handler_get_sdp_chan_info()
|
| H A D | rvu.h | 685 static inline u64 rvu_read64(struct rvu *rvu, u64 block, u64 offset) in rvu_read64() function 706 rvu_read64(rvu, block, offset); in rvu_bar2_sel_write64() 821 npc_const3 = rvu_read64(rvu, BLKADDR_NPC, NPC_AF_CONST3); in is_rvu_npc_hash_extract_en() 831 u64 nix_const = rvu_read64(rvu, BLKADDR_NIX0, NIX_AF_CONST); in rvu_nix_chan_cgx() 845 u64 nix_const = rvu_read64(rvu, BLKADDR_NIX0, NIX_AF_CONST); in rvu_nix_chan_lbk()
|
| H A D | rvu_rep.c | 150 rvu_read64(rvu, blkaddr, NIX_AF_LFX_RX_STATX(nixlf, reg)) 153 rvu_read64(rvu, blkaddr, NIX_AF_LFX_TX_STATX(nixlf, reg))
|
| H A D | rvu_npc_fs.c | 238 cfg = rvu_read64(rvu, blkaddr, in npc_check_overlap() 769 cfg = rvu_read64(rvu, blkaddr, NPC_AF_INTFX_KEX_CFG(intf)); in npc_scan_kex() 806 cfg = rvu_read64(rvu, blkaddr, in npc_scan_kex() 1949 rsp->cntr_val = rvu_read64(rvu, blkaddr, in rvu_mbox_handler_npc_delete_flow()
|
| H A D | rvu_cgx.c | 1116 *stat += rvu_read64(rvu, blkaddr, in rvu_cgx_nix_cuml_stats() 1119 *stat += rvu_read64(rvu, blkaddr, in rvu_cgx_nix_cuml_stats()
|
| /linux/drivers/net/ethernet/marvell/octeontx2/af/cn20k/ |
| H A D | npc.c | 818 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_enable_mcam_entry() 834 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_enable_mcam_entry() 976 kex_cfg = rvu_read64(rvu, blkaddr, NPC_AF_INTFX_KEX_CFG(intf)); in npc_cn20k_config_kw_x2() 1182 cfg = rvu_read64(rvu, blkaddr, sreg + (i * 8)); in npc_cn20k_copy_mcam_entry() 1190 cfg = rvu_read64(rvu, blkaddr, soff); in npc_cn20k_copy_mcam_entry() 1198 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_copy_mcam_entry() 1234 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_read_mcam_entry() 1238 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_read_mcam_entry() 1242 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_read_mcam_entry() 1246 cfg = rvu_read64(rvu, blkaddr, in npc_cn20k_read_mcam_entry() [all …]
|
| H A D | npc.h | 29 rvu_read64(rvu, BLKADDR_NPC, NPC_AF_INTFX_KEX_CFG(intf)) 32 rvu_read64(rvu, BLKADDR_NPC, \ 40 rvu_read64(rvu, BLKADDR_NPC, \
|