Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8182 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8795 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6814 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6835 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8087 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9034 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8181 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9258 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8838 #define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX … macro