Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_GLOBAL_CONTROL0 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8291 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_1_5_offset.h8904 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_5_1_offset.h6939 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_5_0_offset.h6960 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_1_4_offset.h8196 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_1_2_offset.h9145 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_2_1_offset.h8290 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_3_1_6_offset.h9369 #define regOTG1_OTG_GLOBAL_CONTROL0 macro
H A Ddcn_4_1_0_offset.h8963 #define regOTG1_OTG_GLOBAL_CONTROL0 macro