Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_CLOCK_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8272 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8885 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6920 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6941 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8177 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9126 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8271 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9350 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8944 #define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX … macro