Home
last modified time | relevance | path

Searched refs:regODM0_OPTC_WIDTH_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h7836 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8449 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6440 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6461 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7741 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h8686 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7835 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h8910 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8450 #define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX … macro