Home
last modified time | relevance | path

Searched refs:regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h1103 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h1229 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h2117 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h2138 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h2381 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h1466 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h1103 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h1682 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h1114 #define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX … macro