Home
last modified time | relevance | path

Searched refs:regMCIF_WB_NB_PSTATE_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h1102 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_1_5_offset.h1228 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_5_1_offset.h2116 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_5_0_offset.h2137 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_1_4_offset.h2380 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_1_2_offset.h1465 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_2_1_offset.h1102 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_3_1_6_offset.h1681 #define regMCIF_WB_NB_PSTATE_CONTROL macro
H A Ddcn_4_1_0_offset.h1113 #define regMCIF_WB_NB_PSTATE_CONTROL macro