Home
last modified time | relevance | path

Searched refs:regDSCL2_OBUF_MEM_PWR_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4139 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h4976 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_5_1_offset.h5386 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_5_0_offset.h5407 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h6126 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_2_offset.h5217 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h4138 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h5437 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_4_1_0_offset.h4451 #define regDSCL2_OBUF_MEM_PWR_CTRL … macro