Home
last modified time | relevance | path

Searched refs:regDSCL0_SCL_COEF_RAM_TAP_SELECT (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3293 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_1_5_offset.h3526 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_5_1_offset.h4496 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_5_0_offset.h4517 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_1_4_offset.h4676 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_1_2_offset.h3767 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_2_1_offset.h3292 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_3_1_6_offset.h3987 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro
H A Ddcn_4_1_0_offset.h3366 #define regDSCL0_SCL_COEF_RAM_TAP_SELECT … macro