Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11970 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12623 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10760 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10781 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11883 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12758 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11967 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13354 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12222 #define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX … macro