Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h12002 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12655 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10792 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10813 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11915 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12790 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11999 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13386 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12254 #define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX … macro