Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11992 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12645 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10782 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10803 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11905 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12780 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11989 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13376 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12244 #define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX … macro