Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11848 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12487 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10624 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10645 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11747 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12622 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11851 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13218 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12074 #define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX … macro