Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11839 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_1_5_offset.h12478 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_5_1_offset.h10615 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_5_0_offset.h10636 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_1_4_offset.h11738 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_1_2_offset.h12613 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_2_1_offset.h11842 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_1_6_offset.h13209 #define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro