Home
last modified time | relevance | path

Searched refs:regCP_RB0_BASE_HI (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3026 #define regCP_RB0_BASE_HI … macro
H A Dgc_9_4_2_offset.h565 #define regCP_RB0_BASE_HI … macro
H A Dgc_12_0_0_offset.h3598 #define regCP_RB0_BASE_HI … macro
H A Dgc_11_0_3_offset.h4536 #define regCP_RB0_BASE_HI … macro
H A Dgc_11_0_0_offset.h4312 #define regCP_RB0_BASE_HI … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v12_0.c2761 WREG32_SOC15(GC, 0, regCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v12_0_cp_gfx_resume()