Searched refs:regCP_ME1_PIPE0_INT_CNTL (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v11_0.c | 2224 return SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE0_INT_CNTL); in gfx_v11_0_get_cpc_int_cntl()
6442 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE0_INT_CNTL); in gfx_v11_0_set_compute_eop_interrupt_state()
6765 target = SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE0_INT_CNTL);
|
| H A D | gfx_v12_0.c | 1875 return SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE0_INT_CNTL); in gfx_v12_0_get_cpc_int_cntl()
4786 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE0_INT_CNTL); in gfx_v12_0_set_compute_eop_interrupt_state()
|
| H A D | gfx_v12_1.c | 3552 regCP_ME1_PIPE0_INT_CNTL); in gfx_v12_1_xcc_set_compute_eop_interrupt_state()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 2940 #define regCP_ME1_PIPE0_INT_CNTL … macro
|
| H A D | gc_9_4_2_offset.h | 479 #define regCP_ME1_PIPE0_INT_CNTL … macro
|
| H A D | gc_12_0_0_offset.h | 3558 #define regCP_ME1_PIPE0_INT_CNTL … macro
|
| H A D | gc_11_0_3_offset.h | 4452 #define regCP_ME1_PIPE0_INT_CNTL … macro
|
| H A D | gc_11_0_0_offset.h | 4232 #define regCP_ME1_PIPE0_INT_CNTL … macro
|