Home
last modified time | relevance | path

Searched refs:regCP_GFX_RS64_DC_BASE1_LO (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v11_0.c2702 WREG32_SOC15(GC, 0, regCP_GFX_RS64_DC_BASE1_LO, in gfx_v11_0_config_me_cache_rs64()
3408 WREG32_SOC15(GC, 0, regCP_GFX_RS64_DC_BASE1_LO, in gfx_v11_0_cp_gfx_load_me_microcode_rs64()
H A Dgfx_v12_0.c2483 WREG32_SOC15(GC, 0, regCP_GFX_RS64_DC_BASE1_LO, in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_offset.h8441 #define regCP_GFX_RS64_DC_BASE1_LO … macro
H A Dgc_12_0_0_offset.h6250 #define regCP_GFX_RS64_DC_BASE1_LO … macro
H A Dgc_11_0_3_offset.h10320 #define regCP_GFX_RS64_DC_BASE1_LO … macro
H A Dgc_11_0_0_offset.h9770 #define regCP_GFX_RS64_DC_BASE1_LO … macro