Home
last modified time | relevance | path

Searched refs:regCP_CPC_IC_BASE_LO (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v11_0.c2611 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, in gfx_v11_0_config_mec_cache()
2899 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, addr); in gfx_v11_0_config_mec_cache_rs64()
3993 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, adev->gfx.mec.mec_fw_gpu_addr); in gfx_v11_0_cp_compute_load_microcode_rs64()
H A Dgfx_v12_0.c2885 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, in gfx_v12_0_cp_compute_load_microcode_rs64()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3042 #define regCP_CPC_IC_BASE_LO macro
H A Dgc_9_4_2_offset.h581 #define regCP_CPC_IC_BASE_LO macro
H A Dgc_12_0_0_offset.h6212 #define regCP_CPC_IC_BASE_LO macro
H A Dgc_11_0_3_offset.h10286 #define regCP_CPC_IC_BASE_LO macro
H A Dgc_11_0_0_offset.h9736 #define regCP_CPC_IC_BASE_LO macro