Home
last modified time | relevance | path

Searched refs:regCM0_CM_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3365 #define regCM0_CM_CONTROL macro
H A Ddcn_3_1_5_offset.h3598 #define regCM0_CM_CONTROL macro
H A Ddcn_3_5_1_offset.h4568 #define regCM0_CM_CONTROL macro
H A Ddcn_3_5_0_offset.h4589 #define regCM0_CM_CONTROL macro
H A Ddcn_3_1_4_offset.h4748 #define regCM0_CM_CONTROL macro
H A Ddcn_3_1_2_offset.h3839 #define regCM0_CM_CONTROL macro
H A Ddcn_3_2_1_offset.h3364 #define regCM0_CM_CONTROL macro
H A Ddcn_3_1_6_offset.h4059 #define regCM0_CM_CONTROL macro
H A Ddcn_4_1_0_offset.h3556 #define regCM0_CM_CONTROL macro