Home
last modified time | relevance | path

Searched refs:pln_prog (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/
H A Ddml21_wrapper_fpu.c57 struct dml2_per_plane_programming *pln_prog = NULL; in dml21_calculate_rq_and_dlg_params() local
80 pln_prog = &in_ctx->v21.mode_programming.programming->plane_programming[dml_prog_idx]; in dml21_calculate_rq_and_dlg_params()
82 if (!pln_prog->plane_descriptor) in dml21_calculate_rq_and_dlg_params()
85 …stream_prog = &in_ctx->v21.mode_programming.programming->stream_programming[pln_prog->plane_descri… in dml21_calculate_rq_and_dlg_params()
86 num_dpps_required = pln_prog->num_dpps_required; in dml21_calculate_rq_and_dlg_params()
98 dml21_program_dc_pipe(in_ctx, context, dc_main_pipes[dc_pipe_index], pln_prog, stream_prog); in dml21_calculate_rq_and_dlg_params()
100 if (pln_prog->phantom_plane.valid && dc_phantom_pipes[dc_pipe_index]) { in dml21_calculate_rq_and_dlg_params()
101 dml21_program_dc_pipe(in_ctx, context, dc_phantom_pipes[dc_pipe_index], pln_prog, stream_prog); in dml21_calculate_rq_and_dlg_params()
106 …memcpy(&context->bw_ctx.bw.dcn.mcache_allocations[dml_prog_idx], &pln_prog->mcache_allocation, siz… in dml21_calculate_rq_and_dlg_params()
107 if (pln_prog->phantom_plane.valid) { in dml21_calculate_rq_and_dlg_params()
[all …]
H A Ddml21_utils.c165 struct dml2_per_plane_programming *pln_prog, in dml21_populate_mall_allocation_size() argument
177 dc_pipe->surface_size_in_mall_bytes = pln_prog->surface_size_mall_bytes; in dml21_populate_mall_allocation_size()
181 dc_pipe->surface_size_in_mall_bytes = pln_prog->svp_size_mall_bytes; in dml21_populate_mall_allocation_size()
213 …, struct dc_state *context, struct pipe_ctx *pipe_ctx, struct dml2_per_plane_programming *pln_prog, in dml21_program_dc_pipe() argument
222 …memcpy(&pipe_ctx->hubp_regs, pln_prog->phantom_plane.pipe_regs[pipe_reg_index], sizeof(struct dml2… in dml21_program_dc_pipe()
226 …memcpy(&pipe_ctx->hubp_regs, pln_prog->pipe_regs[pipe_reg_index], sizeof(struct dml2_dchub_per_pip… in dml21_program_dc_pipe()
227 pipe_ctx->unbounded_req = pln_prog->pipe_regs[pipe_reg_index]->rq_regs.unbounded_request_enabled; in dml21_program_dc_pipe()
228 pipe_ctx->det_buffer_size_kb = pln_prog->pipe_regs[pipe_reg_index]->det_size * 64; in dml21_program_dc_pipe()
231 pipe_ctx->plane_res.bw.dppclk_khz = pln_prog->min_clocks.dcn4x.dppclk_khz; in dml21_program_dc_pipe()
235 dml21_populate_mall_allocation_size(context, dml_ctx, pln_prog, pipe_ctx); in dml21_program_dc_pipe()
H A Ddml21_translation_helper.c918 struct dml2_per_plane_programming *pln_prog, in dml21_get_pipe_mcache_config() argument
929 dml21_is_plane1_enabled(pln_prog->plane_descriptor->pixel_format); in dml21_get_pipe_mcache_config()