Searched refs:plltype (Results 1 – 7 of 7) sorted by relevance
| /linux/drivers/ssb/ |
| H A D | driver_chipcommon.c | 392 u32 *plltype, u32 *n, u32 *m) in ssb_chipco_get_clockcpu() argument
395 *plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); in ssb_chipco_get_clockcpu()
396 switch (*plltype) { in ssb_chipco_get_clockcpu()
415 u32 *plltype, u32 *n, u32 *m) in ssb_chipco_get_clockcontrol() argument
418 *plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); in ssb_chipco_get_clockcontrol()
419 switch (*plltype) { in ssb_chipco_get_clockcontrol()
606 u32 plltype; in ssb_chipco_serial_init() local
612 plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); in ssb_chipco_serial_init()
615 if (plltype == SSB_PLLTYPE_1) { in ssb_chipco_serial_init()
617 baud_base = ssb_calc_clock_rate(plltype, in ssb_chipco_serial_init()
|
| H A D | main.c | 846 u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m) in ssb_calc_clock_rate() argument
853 switch (plltype) { in ssb_calc_clock_rate()
877 switch (plltype) { in ssb_calc_clock_rate()
893 switch (plltype) { in ssb_calc_clock_rate()
899 if ((plltype == SSB_PLLTYPE_1) || in ssb_calc_clock_rate()
900 (plltype == SSB_PLLTYPE_3)) in ssb_calc_clock_rate()
944 u32 plltype; in ssb_clockspeed() local
951 ssb_extif_get_clockcontrol(&bus->extif, &plltype, in ssb_clockspeed()
954 ssb_chipco_get_clockcontrol(&bus->chipco, &plltype, in ssb_clockspeed()
962 rate = ssb_calc_clock_rate(plltype, clkctl_n, clkctl_m); in ssb_clockspeed()
[all …]
|
| H A D | ssb_private.h | 160 extern u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m);
|
| /linux/include/linux/ssb/ |
| H A D | ssb_driver_extif.h | 172 u32 *plltype, u32 *n, u32 *m);
205 u32 *plltype, u32 *n, u32 *m) in ssb_extif_get_clockcontrol() argument
|
| H A D | ssb_driver_chipcommon.h | 621 u32 *plltype, u32 *n, u32 *m);
623 u32 *plltype, u32 *n, u32 *m);
|
| /linux/drivers/gpu/drm/nouveau/dispnv04/ |
| H A D | hw.c | 164 nouveau_hw_get_pllvals(struct drm_device *dev, enum nvbios_pll_type plltype, in nouveau_hw_get_pllvals() argument
174 ret = nvbios_pll_parse(bios, plltype, &pll_lim); in nouveau_hw_get_pllvals()
215 nouveau_hw_get_clock(struct drm_device *dev, enum nvbios_pll_type plltype) in nouveau_hw_get_clock() argument
224 if (plltype == PLL_MEMORY && in nouveau_hw_get_clock()
235 if (plltype == PLL_MEMORY && in nouveau_hw_get_clock()
244 ret = nouveau_hw_get_pllvals(dev, plltype, &pllvals); in nouveau_hw_get_clock()
|
| H A D | hw.h | 43 int nouveau_hw_get_pllvals(struct drm_device *, enum nvbios_pll_type plltype,
46 int nouveau_hw_get_clock(struct drm_device *, enum nvbios_pll_type plltype);
|