Home
last modified time | relevance | path

Searched refs:plc (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/net/fddi/skfp/
H A Dpcmplc.c381 memset((char *)&phy->plc,0,sizeof(struct s_plc)) ; in pcm_init()
382 phy->plc.p_state = PS_OFF ; in pcm_init()
666 struct s_plc *plc ; in pcm_fsm() local
672 plc = &phy->plc ; in pcm_fsm()
826 plc->p_state = PS_BIT3 ; in pcm_fsm()
827 plc->p_bits = 3 ; in pcm_fsm()
828 plc->p_start = 0 ; in pcm_fsm()
850 switch (plc->p_state) { in pcm_fsm()
855 plc->p_state = PS_BIT4 ; in pcm_fsm()
856 plc->p_bits = 1 ; in pcm_fsm()
[all …]
H A Ddrvfbi.c433 void pcm_state_change(struct s_smc *smc, int plc, int p_state) in pcm_state_change() argument
440 DRV_PCM_STATE_CHANGE(smc,plc,p_state) ; in pcm_state_change()
/linux/drivers/pci/controller/dwc/
H A Dpcie-designware.c741 u32 lnkcap, lwsc, plc; in dw_pcie_link_set_max_link_width() local
748 plc = dw_pcie_readl_dbi(pci, PCIE_PORT_LINK_CONTROL); in dw_pcie_link_set_max_link_width()
749 plc &= ~PORT_LINK_FAST_LINK_MODE; in dw_pcie_link_set_max_link_width()
750 plc &= ~PORT_LINK_MODE_MASK; in dw_pcie_link_set_max_link_width()
757 plc |= PORT_LINK_MODE_1_LANES; in dw_pcie_link_set_max_link_width()
761 plc |= PORT_LINK_MODE_2_LANES; in dw_pcie_link_set_max_link_width()
765 plc |= PORT_LINK_MODE_4_LANES; in dw_pcie_link_set_max_link_width()
769 plc |= PORT_LINK_MODE_8_LANES; in dw_pcie_link_set_max_link_width()
776 dw_pcie_writel_dbi(pci, PCIE_PORT_LINK_CONTROL, plc); in dw_pcie_link_set_max_link_width()
/linux/drivers/net/fddi/skfp/h/
H A Dskfbiinc.h84 #define DRV_PCM_STATE_CHANGE(smc,plc,p_state) /* nothing */ argument
H A Dsmc.h234 struct s_plc plc ; member
H A Dcmtdef.h561 void pcm_state_change(struct s_smc *smc, int plc, int p_state);