Home
last modified time | relevance | path

Searched refs:mmGDS_VMID0_SIZE (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h2233 #define mmGDS_VMID0_SIZE 0x3301 macro
H A Dgfx_7_2_d.h2255 #define mmGDS_VMID0_SIZE 0x3301 macro
H A Dgfx_8_1_d.h2432 #define mmGDS_VMID0_SIZE 0x3301 macro
H A Dgfx_8_0_d.h2453 #define mmGDS_VMID0_SIZE 0x3301 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c2621 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * i, 0); in gfx_v9_0_init_compute_vmid()
2639 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * vmid, 0); in gfx_v9_0_init_gds_vmid()
4327 SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_SIZE) + 2 * vmid, in gfx_v9_0_ring_emit_gds_switch()
4594 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds()
4619 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, 0x00000000); in gfx_v9_0_do_edc_gds_workarounds()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h3045 #define mmGDS_VMID0_SIZE … macro
H A Dgc_9_1_offset.h3275 #define mmGDS_VMID0_SIZE … macro
H A Dgc_9_2_1_offset.h3225 #define mmGDS_VMID0_SIZE … macro
H A Dgc_10_1_0_offset.h5545 #define mmGDS_VMID0_SIZE … macro