Home
last modified time | relevance | path

Searched refs:min_div (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/clk/ti/
H A Ddivider.c337 u16 min_div = 0; in ti_clk_parse_divider_data() local
371 if (!min_div || div_table[i] < min_div) in ti_clk_parse_divider_data()
372 min_div = div_table[i]; in ti_clk_parse_divider_data()
375 divider->min = min_div; in ti_clk_parse_divider_data()
437 u32 min_div = 0; in _populate_divider_min_max() local
444 if (of_property_read_u32(node, "ti,min-div", &min_div)) in _populate_divider_min_max()
445 min_div = 1; in _populate_divider_min_max()
457 if (!min_div || val < min_div) in _populate_divider_min_max()
458 min_div = val; in _populate_divider_min_max()
462 divider->min = min_div; in _populate_divider_min_max()
H A Ddpll.c287 u32 min_div; in of_ti_dpll_setup() local
374 if (!of_property_read_u32(node, "ti,min-div", &min_div) && in of_ti_dpll_setup()
375 min_div > dd->min_divider) in of_ti_dpll_setup()
376 dd->min_divider = min_div; in of_ti_dpll_setup()
/linux/sound/drivers/pcsp/
H A Dpcsp.c46 int div, min_div, order; in snd_pcsp_create() local
61 min_div = MIN_DIV; in snd_pcsp_create()
63 min_div = MAX_DIV; in snd_pcsp_create()
66 loops_per_jiffy, min_div, resolution); in snd_pcsp_create()
69 div = MAX_DIV / min_div; in snd_pcsp_create()
/linux/drivers/clk/nuvoton/
H A Dclk-ma35d1-divider.c87 u32 max_div, min_div; in ma35d1_reg_adc_clkdiv() local
97 min_div = 1; in ma35d1_reg_adc_clkdiv()
104 table[i].val = min_div + i; in ma35d1_reg_adc_clkdiv()
/linux/drivers/clk/hisilicon/
H A Dclkdivider-hi6220.c108 u32 max_div, min_div; in hi6220_register_clkdiv() local
118 min_div = 1; in hi6220_register_clkdiv()
127 table[i].div = min_div + i; in hi6220_register_clkdiv()
/linux/drivers/clk/renesas/
H A Dclk-div6.c109 unsigned int i, min_div, max_div, div; in cpg_div6_clock_determine_rate() local
121 min_div = max(DIV_ROUND_UP(prate, req->max_rate), 1UL); in cpg_div6_clock_determine_rate()
123 if (max_div < min_div) in cpg_div6_clock_determine_rate()
127 div = clamp(div, min_div, max_div); in cpg_div6_clock_determine_rate()