Home
last modified time | relevance | path

Searched refs:internal_offset (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_2.c118 static u32 sdma_v5_2_get_reg_offset(struct amdgpu_device *adev, u32 instance, u32 internal_offset) in sdma_v5_2_get_reg_offset() argument
122 if (internal_offset >= SDMA0_HYP_DEC_REG_START && in sdma_v5_2_get_reg_offset()
123 internal_offset <= SDMA0_HYP_DEC_REG_END) { in sdma_v5_2_get_reg_offset()
126 internal_offset += SDMA1_HYP_DEC_REG_OFFSET * instance; in sdma_v5_2_get_reg_offset()
131 internal_offset += SDMA1_REG_OFFSET; in sdma_v5_2_get_reg_offset()
135 internal_offset += SDMA3_REG_OFFSET; in sdma_v5_2_get_reg_offset()
139 return base + internal_offset; in sdma_v5_2_get_reg_offset()
H A Dsdma_v7_0.c125 static u32 sdma_v7_0_get_reg_offset(struct amdgpu_device *adev, u32 instance, u32 internal_offset) in sdma_v7_0_get_reg_offset() argument
129 if (internal_offset >= SDMA0_HYP_DEC_REG_START && in sdma_v7_0_get_reg_offset()
130 internal_offset <= SDMA0_HYP_DEC_REG_END) { in sdma_v7_0_get_reg_offset()
133 internal_offset += SDMA1_HYP_DEC_REG_OFFSET * instance; in sdma_v7_0_get_reg_offset()
137 internal_offset += SDMA1_REG_OFFSET; in sdma_v7_0_get_reg_offset()
140 return base + internal_offset; in sdma_v7_0_get_reg_offset()
H A Dsdma_v6_0.c127 static u32 sdma_v6_0_get_reg_offset(struct amdgpu_device *adev, u32 instance, u32 internal_offset) in sdma_v6_0_get_reg_offset() argument
131 if (internal_offset >= SDMA0_HYP_DEC_REG_START && in sdma_v6_0_get_reg_offset()
132 internal_offset <= SDMA0_HYP_DEC_REG_END) { in sdma_v6_0_get_reg_offset()
135 internal_offset += SDMA1_HYP_DEC_REG_OFFSET * instance; in sdma_v6_0_get_reg_offset()
139 internal_offset += SDMA1_REG_OFFSET; in sdma_v6_0_get_reg_offset()
142 return base + internal_offset; in sdma_v6_0_get_reg_offset()
H A Dsdma_v5_0.c217 static u32 sdma_v5_0_get_reg_offset(struct amdgpu_device *adev, u32 instance, u32 internal_offset) in sdma_v5_0_get_reg_offset() argument
221 if (internal_offset >= SDMA0_HYP_DEC_REG_START && in sdma_v5_0_get_reg_offset()
222 internal_offset <= SDMA0_HYP_DEC_REG_END) { in sdma_v5_0_get_reg_offset()
225 internal_offset += SDMA1_HYP_DEC_REG_OFFSET; in sdma_v5_0_get_reg_offset()
229 internal_offset += SDMA1_REG_OFFSET; in sdma_v5_0_get_reg_offset()
232 return base + internal_offset; in sdma_v5_0_get_reg_offset()
H A Dsdma_v7_1.c117 static u32 sdma_v7_1_get_reg_offset(struct amdgpu_device *adev, u32 instance, u32 internal_offset) in sdma_v7_1_get_reg_offset() argument
124 if (internal_offset >= SDMA0_SDMA_IDX_0_END) { in sdma_v7_1_get_reg_offset()
127 internal_offset += SDMA1_HYP_DEC_REG_OFFSET * xcc_inst; in sdma_v7_1_get_reg_offset()
131 internal_offset += SDMA1_REG_OFFSET * xcc_inst; in sdma_v7_1_get_reg_offset()
134 return base + internal_offset; in sdma_v7_1_get_reg_offset()