Home
last modified time | relevance | path

Searched refs:imx_writel (Results 1 – 8 of 8) sorted by relevance

/linux/arch/arm/mach-imx/
H A Davic.c61 imx_writel(irqt | (!!type << hwirq), avic_base + AVIC_INTTYPEL); in avic_set_irq_fiq()
65 imx_writel(irqt | (!!type << hwirq), avic_base + AVIC_INTTYPEH); in avic_set_irq_fiq()
89 imx_writel(gc->wake_active, avic_base + ct->regs.mask); in avic_irq_suspend()
100 imx_writel(~gc->wake_active, mx25_ccm_base + offs); in avic_irq_suspend()
110 imx_writel(avic_saved_mask_reg[idx], avic_base + ct->regs.mask); in avic_irq_resume()
116 imx_writel(0xffffffff, mx25_ccm_base + offs); in avic_irq_resume()
182 imx_writel(0xffffffff, mx25_ccm_base + MX25_CCM_LPIMR0); in mxc_init_irq()
183 imx_writel(0xffffffff, mx25_ccm_base + MX25_CCM_LPIMR1); in mxc_init_irq()
189 imx_writel(0, avic_base + AVIC_INTCNTL); in mxc_init_irq()
190 imx_writel(0x1f, avic_base + AVIC_NIMASK); in mxc_init_irq()
[all …]
H A Dcpu.c45 imx_writel(0x77777777, base + 0x0); in imx_set_aips()
46 imx_writel(0x77777777, base + 0x4); in imx_set_aips()
53 imx_writel(0x0, base + 0x40); in imx_set_aips()
54 imx_writel(0x0, base + 0x44); in imx_set_aips()
55 imx_writel(0x0, base + 0x48); in imx_set_aips()
56 imx_writel(0x0, base + 0x4C); in imx_set_aips()
58 imx_writel(reg, base + 0x50); in imx_set_aips()
H A Dtzic.c64 imx_writel(value, tzic_base + TZIC_INTSEC0(index)); in tzic_set_irq_fiq()
78 imx_writel(gc->wake_active, tzic_base + TZIC_WAKEUP0(idx)); in tzic_irq_suspend()
85 imx_writel(imx_readl(tzic_base + TZIC_ENSET0(idx)), in tzic_irq_resume()
162 imx_writel(0x80010001, tzic_base + TZIC_INTCNTL); in tzic_init_dt()
163 imx_writel(0x1f, tzic_base + TZIC_PRIOMASK); in tzic_init_dt()
164 imx_writel(0x02, tzic_base + TZIC_SYNCCTRL); in tzic_init_dt()
167 imx_writel(0xFFFFFFFF, tzic_base + TZIC_INTSEC0(i)); in tzic_init_dt()
171 imx_writel(0xFFFFFFFF, tzic_base + TZIC_ENCLEAR0(i)); in tzic_init_dt()
211 imx_writel(1, tzic_base + TZIC_DSMINT); in tzic_enable_wake()
216 imx_writel(imx_readl(tzic_base + TZIC_ENSET0(i)), in tzic_enable_wake()
H A Dpm-imx5.c194 imx_writel(plat_lpc, cortex_base + MXC_CORTEXA8_PLAT_LPC); in mx5_cpu_lp_set()
195 imx_writel(ccm_clpcr, ccm_base + MXC_CCM_CLPCR); in mx5_cpu_lp_set()
196 imx_writel(arm_srpgcr, gpc_base + MXC_SRPG_ARM_SRPGCR); in mx5_cpu_lp_set()
197 imx_writel(arm_srpgcr, gpc_base + MXC_SRPG_NEON_SRPGCR); in mx5_cpu_lp_set()
203 imx_writel(empgc0, gpc_base + MXC_SRPG_EMPGC0_SRPGCR); in mx5_cpu_lp_set()
204 imx_writel(empgc1, gpc_base + MXC_SRPG_EMPGC1_SRPGCR); in mx5_cpu_lp_set()
226 imx_writel(0, gpc_base + MXC_SRPG_EMPGC0_SRPGCR); in mx5_suspend_enter()
227 imx_writel(0, gpc_base + MXC_SRPG_EMPGC1_SRPGCR); in mx5_suspend_enter()
H A Dmach-imx51.c35 imx_writel(0xf00, hsc_addr); in imx51_ipu_mipi_setup()
38 imx_writel(imx_readl(hsc_addr + 0x800) | 0x30ff, hsc_addr + 0x800); in imx51_ipu_mipi_setup()
H A Dmm-imx3.c95 imx_writel(reg, mx3_ccm_base + MXC_CCM_CCMR); in imx31_idle()
132 imx_writel(reg, mx3_ccm_base + MXC_CCM_CCMR); in imx35_idle()
H A Dpm-imx27.c33 imx_writel(cscr, ccm_base); in mx27_suspend_enter()
H A Dmxc.h84 #define imx_writel writel_relaxed macro