Home
last modified time | relevance | path

Searched refs:gsl (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/cxl/core/
H A Dmbox.c847 struct cxl_mbox_get_supported_logs *gsl; in cxl_enumerate_cmds() local
852 gsl = cxl_get_gsl(mds); in cxl_enumerate_cmds()
853 if (IS_ERR(gsl)) in cxl_enumerate_cmds()
854 return PTR_ERR(gsl); in cxl_enumerate_cmds()
857 for (i = 0; i < le16_to_cpu(gsl->entries); i++) { in cxl_enumerate_cmds()
858 u32 size = le32_to_cpu(gsl->entry[i].size); in cxl_enumerate_cmds()
859 uuid_t uuid = gsl->entry[i].uuid; in cxl_enumerate_cmds()
891 kvfree(gsl); in cxl_enumerate_cmds()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c223 struct gsl_params gsl; in dcn20_setup_gsl_group_as_lock() local
226 memset(&gsl, 0, sizeof(struct gsl_params)); in dcn20_setup_gsl_group_as_lock()
242 gsl.gsl0_en = 1; in dcn20_setup_gsl_group_as_lock()
246 gsl.gsl1_en = 1; in dcn20_setup_gsl_group_as_lock()
250 gsl.gsl2_en = 1; in dcn20_setup_gsl_group_as_lock()
257 gsl.gsl_master_en = 1; in dcn20_setup_gsl_group_as_lock()
268 gsl.gsl0_en = 0; in dcn20_setup_gsl_group_as_lock()
272 gsl.gsl1_en = 0; in dcn20_setup_gsl_group_as_lock()
276 gsl.gsl2_en = 0; in dcn20_setup_gsl_group_as_lock()
283 gsl.gsl_master_en = 0; in dcn20_setup_gsl_group_as_lock()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c3353 struct gsl_params gsl; in dcn401_setup_gsl_group_as_lock_sequence() local
3356 memset(&gsl, 0, sizeof(struct gsl_params)); in dcn401_setup_gsl_group_as_lock_sequence()
3372 gsl.gsl0_en = 1; in dcn401_setup_gsl_group_as_lock_sequence()
3376 gsl.gsl1_en = 1; in dcn401_setup_gsl_group_as_lock_sequence()
3380 gsl.gsl2_en = 1; in dcn401_setup_gsl_group_as_lock_sequence()
3387 gsl.gsl_master_en = 1; in dcn401_setup_gsl_group_as_lock_sequence()
3398 gsl.gsl0_en = 0; in dcn401_setup_gsl_group_as_lock_sequence()
3402 gsl.gsl1_en = 0; in dcn401_setup_gsl_group_as_lock_sequence()
3406 gsl.gsl2_en = 0; in dcn401_setup_gsl_group_as_lock_sequence()
3413 gsl.gsl_master_en = 0; in dcn401_setup_gsl_group_as_lock_sequence()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c2574 struct gsl_params *gsl = &params->tg_set_gsl_params.gsl; in hwss_tg_set_gsl() local
2577 tg->funcs->set_gsl(tg, gsl); in hwss_tg_set_gsl()
3493 struct gsl_params gsl) in hwss_add_tg_set_gsl() argument
3498 seq_state->steps[*seq_state->num_steps].params.tg_set_gsl_params.gsl = gsl; in hwss_add_tg_set_gsl()
/linux/tools/testing/cxl/test/
H A Dmem.c131 struct cxl_mbox_get_supported_logs gsl; member
134 .gsl = {
/linux/drivers/gpu/drm/amd/display/dc/hwss/
H A Dhw_sequencer.h291 struct gsl_params gsl; member
1807 struct gsl_params gsl);