/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | amdgpu_ih.h | 84 u32 (*get_wptr)(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih); member 92 #define amdgpu_ih_get_wptr(adev, ih) (adev)->irq.ih_funcs->get_wptr((adev), (ih))
|
H A D | jpeg_v2_5.c | 663 .get_wptr = jpeg_v2_5_dec_ring_get_wptr, 693 .get_wptr = jpeg_v2_5_dec_ring_get_wptr,
|
H A D | amdgpu_ring.h | 176 u64 (*get_wptr)(struct amdgpu_ring *ring); member 317 #define amdgpu_ring_get_wptr(r) (r)->funcs->get_wptr((r))
|
H A D | si_ih.c | 304 .get_wptr = si_ih_get_wptr,
|
H A D | cik_ih.c | 443 .get_wptr = cik_ih_get_wptr,
|
H A D | iceland_ih.c | 433 .get_wptr = iceland_ih_get_wptr,
|
H A D | cz_ih.c | 441 .get_wptr = cz_ih_get_wptr,
|
H A D | vce_v3_0.c | 927 .get_wptr = vce_v3_0_ring_get_wptr, 951 .get_wptr = vce_v3_0_ring_get_wptr,
|
H A D | tonga_ih.c | 494 .get_wptr = tonga_ih_get_wptr,
|
H A D | uvd_v6_0.c | 1558 .get_wptr = uvd_v6_0_ring_get_wptr, 1584 .get_wptr = uvd_v6_0_ring_get_wptr, 1613 .get_wptr = uvd_v6_0_enc_ring_get_wptr,
|
H A D | jpeg_v3_0.c | 561 .get_wptr = jpeg_v3_0_dec_ring_get_wptr,
|
H A D | vce_v2_0.c | 640 .get_wptr = vce_v2_0_ring_get_wptr,
|
H A D | jpeg_v5_0_0.c | 648 .get_wptr = jpeg_v5_0_0_dec_ring_get_wptr,
|
H A D | vega10_ih.c | 651 .get_wptr = vega10_ih_get_wptr,
|
H A D | uvd_v4_2.c | 782 .get_wptr = uvd_v4_2_ring_get_wptr,
|
H A D | uvd_v3_1.c | 185 .get_wptr = uvd_v3_1_ring_get_wptr,
|
H A D | navi10_ih.c | 721 .get_wptr = navi10_ih_get_wptr,
|
H A D | uvd_v5_0.c | 890 .get_wptr = uvd_v5_0_ring_get_wptr,
|
H A D | vega20_ih.c | 714 .get_wptr = vega20_ih_get_wptr,
|
H A D | jpeg_v4_0.c | 728 .get_wptr = jpeg_v4_0_dec_ring_get_wptr,
|
H A D | jpeg_v1_0.c | 562 .get_wptr = jpeg_v1_0_decode_ring_get_wptr,
|
/linux/drivers/gpu/drm/radeon/ |
H A D | radeon_asic.c | 193 .get_wptr = &r100_gfx_get_wptr, 343 .get_wptr = &r100_gfx_get_wptr, 357 .get_wptr = &r100_gfx_get_wptr, 914 .get_wptr = &r600_gfx_get_wptr, 927 .get_wptr = &r600_dma_get_wptr, 1012 .get_wptr = &uvd_v1_0_get_wptr, 1211 .get_wptr = &uvd_v1_0_get_wptr, 1318 .get_wptr = &r600_gfx_get_wptr, 1331 .get_wptr = &r600_dma_get_wptr, 1628 .get_wptr = &cayman_gfx_get_wptr, [all …]
|
/linux/drivers/gpu/drm/msm/adreno/ |
H A D | a5xx_preempt.c | 49 wptr = get_wptr(ring); in update_wptr() 68 empty = (get_wptr(ring) == gpu->funcs->get_rptr(gpu, ring)); in get_next_ring() 148 a5xx_gpu->preempt[ring->id]->wptr = get_wptr(ring); in a5xx_preempt_trigger()
|
H A D | adreno_gpu.c | 644 wptr = get_wptr(ring); in adreno_flush() 655 uint32_t wptr = get_wptr(ring); in adreno_idle() 686 state->ring[i].wptr = get_wptr(gpu->rb[i]); in adreno_gpu_state_get() 940 printk("rb wptr: %d\n", get_wptr(ring)); in adreno_dump_info()
|
H A D | adreno_gpu.h | 673 static inline uint32_t get_wptr(struct msm_ringbuffer *ring) in get_wptr() function
|