Home
last modified time | relevance | path

Searched refs:fclk (Results 1 – 25 of 41) sorted by relevance

12

/linux/drivers/usb/host/
H A Dehci-sh.c13 struct clk *iclk, *fclk; member
114 priv->fclk = devm_clk_get(&pdev->dev, "usb_fck"); in ehci_hcd_sh_probe()
115 if (IS_ERR(priv->fclk)) in ehci_hcd_sh_probe()
116 priv->fclk = NULL; in ehci_hcd_sh_probe()
122 ret = clk_enable(priv->fclk); in ehci_hcd_sh_probe()
144 clk_disable(priv->fclk); in ehci_hcd_sh_probe()
162 clk_disable(priv->fclk); in ehci_hcd_sh_remove()
H A Dohci-at91.c54 struct clk *fclk; member
78 clk_set_rate(ohci_at91->fclk, 48000000); in at91_start_clock()
81 clk_prepare_enable(ohci_at91->fclk); in at91_start_clock()
90 clk_disable_unprepare(ohci_at91->fclk); in at91_stop_clock()
215 ohci_at91->fclk = devm_clk_get(dev, "uhpck"); in usb_hcd_at91_probe()
216 if (IS_ERR(ohci_at91->fclk)) { in usb_hcd_at91_probe()
218 retval = PTR_ERR(ohci_at91->fclk); in usb_hcd_at91_probe()
/linux/Documentation/devicetree/bindings/display/ti/
H A Dti,omap3-dss.txt14 - clocks: handle to fclk
37 - clocks: handle to fclk
52 - clocks: handles to fclk and iclk
64 - clocks: handle to fclk
82 - clocks: handles to fclk and pll clock
H A Dti,omap4-dss.txt14 - clocks: handle to fclk
36 - clocks: handle to fclk
51 - clocks: handles to fclk and iclk
67 - clocks: handle to fclk
88 - clocks: handles to fclk and pll clock
111 - clocks: handles to fclk and pll clock
H A Dti,omap5-dss.txt14 - clocks: handle to fclk
36 - clocks: handle to fclk
51 - clocks: handles to fclk and iclk
69 - clocks: handles to fclk and pll clock
92 - clocks: handles to fclk and pll clock
H A Dti,dra7-dss.txt14 - clocks: handle to fclk
47 - clocks: handle to fclk
66 - clocks: handles to fclk and pll clock
/linux/drivers/media/dvb-frontends/
H A Ds5h1420.c39 u32 fclk; member
368 tmp = state->fclk / tmp; in s5h1420_read_status()
475 do_div(val, (state->fclk / 1000)); in s5h1420_setsymbolrate()
502 val = -(int) ((freqoffset * (1<<24)) / (state->fclk / 1000000)); in s5h1420_setfreqoffset()
530 val = (((-val) * (state->fclk/1000000)) / (1<<24)); in s5h1420_getfreqoffset()
668 state->fclk = 80000000; in s5h1420_set_frontend()
670 state->fclk = 59000000; in s5h1420_set_frontend()
672 state->fclk = 86000000; in s5h1420_set_frontend()
674 state->fclk = 88000000; in s5h1420_set_frontend()
676 state->fclk = 44000000; in s5h1420_set_frontend()
[all …]
H A Dcx24110.c231 u32 tmp, fclk, BDRI; in cx24110_set_symbolrate() local
251 fclk=90999000UL/2; in cx24110_set_symbolrate()
255 fclk=60666000UL; in cx24110_set_symbolrate()
259 fclk=80888000UL; in cx24110_set_symbolrate()
263 fclk=90999000UL; in cx24110_set_symbolrate()
265 dprintk("cx24110 debug: fclk %d Hz\n",fclk); in cx24110_set_symbolrate()
275 BDRI=fclk>>2; in cx24110_set_symbolrate()
288 dprintk("fclk = %d\n", fclk); in cx24110_set_symbolrate()
H A Dmb86a20s.h22 u32 fclk; member
H A Dmb86a20s.c1745 u32 fclk; in mb86a20s_initfe() local
1780 fclk = state->config->fclk; in mb86a20s_initfe()
1781 if (!fclk) in mb86a20s_initfe()
1782 fclk = 32571428; in mb86a20s_initfe()
1792 do_div(pll, 63 * fclk); in mb86a20s_initfe()
1807 __func__, fclk, state->if_freq, (long long)pll); in mb86a20s_initfe()
/linux/drivers/clk/nuvoton/
H A Dclk-ma35d1-pll.c146 unsigned long tmp, fout, fclk, diff; in ma35d1_pll_find_closest() local
153 fclk = div_u64(parent_rate * n, m); in ma35d1_pll_find_closest()
156 fclk = div_u64(fclk, 100); in ma35d1_pll_find_closest()
158 if (fclk < PLL_FCLK_MIN_FREQ || in ma35d1_pll_find_closest()
159 fclk > PLL_FCLK_MAX_FREQ) in ma35d1_pll_find_closest()
162 fout = div_u64(fclk, p); in ma35d1_pll_find_closest()
/linux/arch/sh/drivers/pci/
H A Dpcie-sh7786.c26 struct clk *fclk, phy_clk; member
224 port->fclk = clk_get(NULL, fclk_name); in pcie_clk_init()
225 if (IS_ERR(port->fclk)) { in pcie_clk_init()
226 ret = PTR_ERR(port->fclk); in pcie_clk_init()
230 clk_enable(port->fclk); in pcie_clk_init()
250 clk_disable(port->fclk); in pcie_clk_init()
251 clk_put(port->fclk); in pcie_clk_init()
/linux/sound/soc/ti/
H A Domap-dmic.c35 struct clk *fclk; member
323 mux = clk_get_parent(dmic->fclk); in omap_dmic_select_fclk()
467 dmic->fclk = devm_clk_get(dmic->dev, "fck"); in asoc_dmic_probe()
468 if (IS_ERR(dmic->fclk)) in asoc_dmic_probe()
469 return dev_err_probe(dmic->dev, PTR_ERR(dmic->fclk), in asoc_dmic_probe()
/linux/drivers/iio/adc/
H A Dad7192.c208 u32 fclk; member
516 st->fclk = AD7192_INT_FREQ_MHZ; in ad7192_clock_setup()
528 st->fclk = clk_get_rate(st->mclk); in ad7192_clock_setup()
529 if (!ad7192_valid_external_frequency(st->fclk)) in ad7192_clock_setup()
542 st->fclk = AD7192_INT_FREQ_MHZ; in ad7192_clock_setup()
558 st->fclk = clk_get_rate(st->mclk); in ad7192_clock_setup()
559 if (!ad7192_valid_external_frequency(st->fclk)) in ad7192_clock_setup()
767 return DIV_ROUND_CLOSEST(st->fclk, in ad7192_compute_f_adc()
775 return DIV_ROUND_CLOSEST(st->fclk, in ad7192_get_f_adc()
989 div = st->fclk / (val * ad7192_get_f_order(st) * 1024); in __ad7192_write_raw()
/linux/Documentation/devicetree/bindings/mmc/
H A Dti-omap-hsmmc.txt92 swakeup | | fclk
98 In suspend the fclk is off and the module is dysfunctional. Even register reads
99 will fail. A small logic in the host will request fclk restore, when an
/linux/drivers/clk/zynq/
H A Dclkc.c103 static void __init zynq_clk_register_fclk(enum zynq_clk fclk, in zynq_clk_register_fclk() argument
147 clks[fclk] = clk_register_gate(NULL, clk_name, in zynq_clk_register_fclk()
152 if (clk_prepare_enable(clks[fclk])) in zynq_clk_register_fclk()
154 fclk - fclk0); in zynq_clk_register_fclk()
171 clks[fclk] = ERR_PTR(-ENOMEM); in zynq_clk_register_fclk()
/linux/arch/arm/mach-omap2/
H A Dprm3xxx.c230 u32 wkst, fclk, iclk, clken; in omap3xxx_prm_clear_mod_irqs() local
243 fclk = omap2_cm_read_mod_reg(module, fclk_off); in omap3xxx_prm_clear_mod_irqs()
260 omap2_cm_write_mod_reg(fclk, module, fclk_off); in omap3xxx_prm_clear_mod_irqs()
/linux/drivers/clk/samsung/
H A Dclk-exynos4.c1041 struct samsung_fixed_rate_clock fclk; in exynos4_clk_register_finpll() local
1058 fclk.id = CLK_FIN_PLL; in exynos4_clk_register_finpll()
1059 fclk.name = "fin_pll"; in exynos4_clk_register_finpll()
1060 fclk.parent_name = NULL; in exynos4_clk_register_finpll()
1061 fclk.flags = 0; in exynos4_clk_register_finpll()
1062 fclk.fixed_rate = finpll_f; in exynos4_clk_register_finpll()
1063 samsung_clk_register_fixed_rate(ctx, &fclk, 1); in exynos4_clk_register_finpll()
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am64-mcu.dtsi60 clock-names = "fclk";
70 clock-names = "fclk";
H A Dk3-am62a-main.dtsi397 clock-names = "fclk";
407 clock-names = "fclk";
417 clock-names = "fclk";
427 clock-names = "fclk";
437 clock-names = "fclk";
447 clock-names = "fclk";
457 clock-names = "fclk";
H A Dk3-am62-main.dtsi365 clock-names = "fclk";
375 clock-names = "fclk";
385 clock-names = "fclk";
395 clock-names = "fclk";
405 clock-names = "fclk";
415 clock-names = "fclk";
425 clock-names = "fclk";
/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-parallella.dts35 fclk-enable = <0xf>;
/linux/drivers/usb/gadget/udc/
H A Dat91_udc.h136 struct clk *iclk, *fclk; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Ddcn301_smu.h32 uint32_t fclk; member
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_vangogh.h114 uint32_t fclk; member

12