Home
last modified time | relevance | path

Searched refs:ethsys (Results 1 – 11 of 11) sorted by relevance

/linux/arch/arm/boot/dts/mediatek/
H A Dmt7629.dtsi430 ethsys: syscon@1b000000 { label
431 compatible = "mediatek,mt7629-ethsys", "syscon";
445 <&ethsys CLK_ETH_ESW_EN>,
446 <&ethsys CLK_ETH_GP0_EN>,
447 <&ethsys CLK_ETH_GP1_EN>,
448 <&ethsys CLK_ETH_GP2_EN>,
449 <&ethsys CLK_ETH_FE_EN>,
471 mediatek,ethsys = <&ethsys>;
H A Dmt2701.dtsi720 ethsys: syscon@1b000000 { label
721 compatible = "mediatek,mt2701-ethsys", "syscon";
734 <&ethsys CLK_ETHSYS_ESW>,
735 <&ethsys CLK_ETHSYS_GP1>,
736 <&ethsys CLK_ETHSYS_GP2>,
739 resets = <&ethsys MT2701_ETHSYS_FE_RST>,
740 <&ethsys MT2701_ETHSYS_GMAC_RST>,
741 <&ethsys MT2701_ETHSYS_PPE_RST>;
744 mediatek,ethsys = <&ethsys>;
H A Dmt7623.dtsi939 ethsys: syscon@1b000000 { label
940 compatible = "mediatek,mt7623-ethsys",
941 "mediatek,mt2701-ethsys",
952 clocks = <&ethsys CLK_ETHSYS_HSDMA>;
967 <&ethsys CLK_ETHSYS_ESW>,
968 <&ethsys CLK_ETHSYS_GP1>,
969 <&ethsys CLK_ETHSYS_GP2>,
972 resets = <&ethsys MT2701_ETHSYS_FE_RST>,
973 <&ethsys MT2701_ETHSYS_GMAC_RST>,
974 <&ethsys MT2701_ETHSYS_PPE_RST>;
[all …]
H A Dmt7623a.dtsi54 resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt7988a.dtsi742 ethsys: clock-controller@15000000 { label
743 compatible = "mediatek,mt7988-ethsys", "syscon";
917 clocks = <&ethsys CLK_ETHDMA_CRYPT0_EN>,
918 <&ethsys CLK_ETHDMA_FE_EN>,
919 <&ethsys CLK_ETHDMA_GP2_EN>,
920 <&ethsys CLK_ETHDMA_GP1_EN>,
921 <&ethsys CLK_ETHDMA_GP3_EN>,
925 <&ethsys CLK_ETHDMA_ESW_EN>,
938 <&ethsys CLK_ETHDMA_XGP1_EN>,
939 <&ethsys CLK_ETHDMA_XGP2_EN>,
[all …]
H A Dmt7986a.dtsi494 ethsys: syscon@15000000 { label
495 compatible = "mediatek,mt7986-ethsys",
541 clocks = <&ethsys CLK_ETH_FE_EN>,
542 <&ethsys CLK_ETH_GP2_EN>,
543 <&ethsys CLK_ETH_GP1_EN>,
544 <&ethsys CLK_ETH_WOCPU1_EN>,
545 <&ethsys CLK_ETH_WOCPU0_EN>,
569 mediatek,ethsys = <&ethsys>;
H A Dmt7622.dtsi929 ethsys: clock-controller@1b000000 { label
930 compatible = "mediatek,mt7622-ethsys",
941 clocks = <&ethsys CLK_ETH_HSDMA_EN>;
975 <&ethsys CLK_ETH_ESW_EN>,
976 <&ethsys CLK_ETH_GP0_EN>,
977 <&ethsys CLK_ETH_GP1_EN>,
978 <&ethsys CLK_ETH_GP2_EN>,
990 mediatek,ethsys = <&ethsys>;
H A Dmt7981b.dtsi271 compatible = "mediatek,mt7981-ethsys", "syscon";
/linux/drivers/net/ethernet/mediatek/
H A Dmtk_eth_soc.c482 regmap_update_bits(eth->ethsys, ETHSYS_CLKCFG0, in mt7621_gmac0_rgmii_adjust()
645 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
648 regmap_write(eth->ethsys, ETHSYS_SYSCFG0, val); in mtk_mac_config()
659 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
661 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_config()
705 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_finish()
3773 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset()
3778 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset()
3902 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, 0); in mtk_hw_reset()
3926 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, in mtk_hw_reset()
[all …]
H A Dmtk_eth_soc.h1306 struct regmap *ethsys; member
/linux/drivers/clk/mediatek/
H A DKconfig54 bool "Clock driver for MediaTek MT2701 ethsys"
57 This driver supports MediaTek MT2701 ethsys clocks.