Home
last modified time | relevance | path

Searched refs:espi (Results 1 – 25 of 30) sorted by relevance

12

/linux/drivers/spi/
H A Dspi-fsl-espi.c116 static inline u32 fsl_espi_read_reg(struct fsl_espi *espi, int offset) in fsl_espi_read_reg() argument
118 return ioread32be(espi->reg_base + offset); in fsl_espi_read_reg()
121 static inline u16 fsl_espi_read_reg16(struct fsl_espi *espi, int offset) in fsl_espi_read_reg16() argument
123 return ioread16be(espi->reg_base + offset); in fsl_espi_read_reg16()
126 static inline u8 fsl_espi_read_reg8(struct fsl_espi *espi, int offset) in fsl_espi_read_reg8() argument
128 return ioread8(espi->reg_base + offset); in fsl_espi_read_reg8()
131 static inline void fsl_espi_write_reg(struct fsl_espi *espi, int offset, in fsl_espi_write_reg() argument
134 iowrite32be(val, espi->reg_base + offset); in fsl_espi_write_reg()
137 static inline void fsl_espi_write_reg16(struct fsl_espi *espi, int offset, in fsl_espi_write_reg16() argument
140 iowrite16be(val, espi->reg_base + offset); in fsl_espi_write_reg16()
[all …]
/linux/drivers/net/ethernet/chelsio/cxgb/
H A Despi.c108 void t1_espi_intr_enable(struct peespi *espi) in t1_espi_intr_enable() argument
110 u32 enable, pl_intr = readl(espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
119 enable = t1_is_T1B(espi->adapter) ? 0 : ESPI_INTR_MASK; in t1_espi_intr_enable()
120 writel(enable, espi->adapter->regs + A_ESPI_INTR_ENABLE); in t1_espi_intr_enable()
121 writel(pl_intr | F_PL_INTR_ESPI, espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
124 void t1_espi_intr_clear(struct peespi *espi) in t1_espi_intr_clear() argument
126 readl(espi->adapter->regs + A_ESPI_DIP2_ERR_COUNT); in t1_espi_intr_clear()
127 writel(0xffffffff, espi->adapter->regs + A_ESPI_INTR_STATUS); in t1_espi_intr_clear()
128 writel(F_PL_INTR_ESPI, espi->adapter->regs + A_PL_CAUSE); in t1_espi_intr_clear()
131 void t1_espi_intr_disable(struct peespi *espi) in t1_espi_intr_disable() argument
[all …]
H A Despi.h46 void t1_espi_destroy(struct peespi *espi);
47 int t1_espi_init(struct peespi *espi, int mac_type, int nports);
53 const struct espi_intr_counts *t1_espi_get_intr_counts(struct peespi *espi);
H A Dsubr.c766 if (adapter->espi) { in t1_interrupts_enable()
768 t1_espi_intr_enable(adapter->espi); in t1_interrupts_enable()
798 if (adapter->espi) in t1_interrupts_disable()
799 t1_espi_intr_disable(adapter->espi); in t1_interrupts_disable()
824 if (adapter->espi) in t1_interrupts_clear()
825 t1_espi_intr_clear(adapter->espi); in t1_interrupts_clear()
863 t1_espi_intr_handler(adapter->espi); in asic_slow_intr()
992 if (adapter->espi && t1_espi_init(adapter->espi, bi->chip_mac, in t1_init_hw_modules()
1043 if (adapter->espi) in t1_free_sw_modules()
1044 t1_espi_destroy(adapter->espi); in t1_free_sw_modules()
[all …]
H A DMakefile9 cxgb-objs := cxgb2.o espi.o tp.o pm3393.o sge.o subr.o \
H A Dcommon.h236 struct peespi *espi; member
/linux/arch/powerpc/boot/dts/fsl/
H A Dbsc9131si-post.dtsi85 /include/ "pq3-espi-0.dtsi"
87 fsl,espi-num-chipselects = <1>;
H A Dbsc9132si-post.dtsi114 /include/ "pq3-espi-0.dtsi"
116 fsl,espi-num-chipselects = <1>;
H A Dc293si-post.dtsi98 /include/ "pq3-espi-0.dtsi"
100 fsl,espi-num-chipselects = <1>;
H A Dp1010si-post.dtsi135 /include/ "pq3-espi-0.dtsi"
137 fsl,espi-num-chipselects = <1>;
H A Dp1020si-post.dtsi129 /include/ "pq3-espi-0.dtsi"
131 fsl,espi-num-chipselects = <4>;
H A Dp2020si-post.dtsi159 /include/ "pq3-espi-0.dtsi"
161 fsl,espi-num-chipselects = <4>;
H A Dp1021si-post.dtsi129 /include/ "pq3-espi-0.dtsi"
131 fsl,espi-num-chipselects = <4>;
H A Dmpc8536si-post.dtsi166 /include/ "pq3-espi-0.dtsi"
168 fsl,espi-num-chipselects = <4>;
H A Dp1022si-post.dtsi161 /include/ "pq3-espi-0.dtsi"
163 fsl,espi-num-chipselects = <4>;
H A Dpq3-espi-0.dtsi38 compatible = "fsl,mpc8536-espi";
H A Dqoriq-espi-0.dtsi38 compatible = "fsl,mpc8536-espi";
H A Dp1023si-post.dtsi191 /include/ "pq3-espi-0.dtsi"
193 fsl,espi-num-chipselects = <4>;
H A Dp3041si-post.dtsi387 /include/ "qoriq-espi-0.dtsi"
389 fsl,espi-num-chipselects = <4>;
H A Dp2041si-post.dtsi360 /include/ "qoriq-espi-0.dtsi"
362 fsl,espi-num-chipselects = <4>;
H A Dp5020si-post.dtsi392 /include/ "qoriq-espi-0.dtsi"
394 fsl,espi-num-chipselects = <4>;
H A Dp5040si-post.dtsi352 /include/ "qoriq-espi-0.dtsi"
354 fsl,espi-num-chipselects = <4>;
H A Dmvme2500.dts66 fsl,espi-num-chipselects = <2>;
H A Dp4080si-post.dtsi407 /include/ "qoriq-espi-0.dtsi"
409 fsl,espi-num-chipselects = <4>;
H A Db4si-post.dtsi426 /include/ "qoriq-espi-0.dtsi"
428 fsl,espi-num-chipselects = <4>;

12