Home
last modified time | relevance | path

Searched refs:en_shift (Results 1 – 6 of 6) sorted by relevance

/linux/sound/soc/fsl/
H A Dfsl_mqs.c58 int en_shift; member
172 1 << mqs_priv->soc->en_shift); in fsl_mqs_startup()
354 .en_shift = MQS_EN_SHIFT,
367 .en_shift = IMX6SX_GPR2_MQS_EN_SHIFT,
380 .en_shift = 1,
394 .en_shift = 1,
407 .en_shift = 2,
421 .en_shift = 1,
435 .en_shift = 1,
/linux/drivers/clk/bcm/
H A Dclk-iproc-asiu.c47 val |= (1 << clk->gate.en_shift); in iproc_asiu_clk_enable()
64 val &= ~(1 << clk->gate.en_shift); in iproc_asiu_clk_disable()
83 if ((val & (1 << clk->div.en_shift)) == 0) { in iproc_asiu_clk_recalc_rate()
138 val &= ~(1 << clk->div.en_shift); in iproc_asiu_clk_set_rate()
152 val |= 1 << clk->div.en_shift; in iproc_asiu_clk_set_rate()
H A Dclk-iproc.h102 unsigned int en_shift; member
195 unsigned int en_shift; member
H A Dclk-cygnus.c24 { .offset = o, .en_shift = es, .high_shift = hs, \
39 #define ASIU_GATE_VAL(o, es) { .offset = o, .en_shift = es }
H A Dclk-iproc-pll.c182 val &= ~(1 << ctrl->asiu.en_shift); in __pll_disable()
226 val |= (1 << ctrl->asiu.en_shift); in __pll_enable()
/linux/sound/soc/mediatek/mt8195/
H A Dmt8195-afe-pcm.c146 unsigned int en_shift; member
163 .en_shift = 0,
177 .en_shift = 0,
191 .en_shift = 0,
273 cm->en_maskbit << cm->en_shift, in mt8195_afe_enable_cm()
274 enable << cm->en_shift); in mt8195_afe_enable_cm()