Home
last modified time | relevance | path

Searched refs:emc_cfg (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/memory/tegra/
H A Dtegra210-emc-cc-r21021.c245 u32 emc_cfg, emc_cfg_o, emc_cfg_update, value; in tegra210_emc_r21021_periodic_compensation() local
266 emc_cfg = emc_cfg_o & ~(EMC_CFG_DYN_SELF_REF | in tegra210_emc_r21021_periodic_compensation()
274 emc_writel(emc, emc_cfg, EMC_CFG); in tegra210_emc_r21021_periodic_compensation()
363 u32 emc_auto_cal_config, auto_cal_en, emc_cfg, emc_sel_dpd_ctrl; in tegra210_emc_r21021_set_clock() local
417 emc_cfg = next->burst_regs[EMC_CFG_INDEX]; in tegra210_emc_r21021_set_clock()
418 emc_cfg &= ~(EMC_CFG_DYN_SELF_REF | EMC_CFG_DRAM_ACPD | in tegra210_emc_r21021_set_clock()
472 emc_writel(emc, emc_cfg, EMC_CFG); in tegra210_emc_r21021_set_clock()
495 emc_writel(emc, emc_cfg, EMC_CFG); in tegra210_emc_r21021_set_clock()
H A Dtegra20-emc.c595 u32 emc_cfg, emc_dbg, emc_fbio, emc_adr_cfg; in emc_setup_hw() local
602 emc_cfg = readl_relaxed(emc->regs + EMC_CFG_2); in emc_setup_hw()
608 if (!(emc_cfg & EMC_CLKCHANGE_PD_ENABLE) && in emc_setup_hw()
609 !(emc_cfg & EMC_CLKCHANGE_SR_ENABLE)) { in emc_setup_hw()
616 emc_cfg |= EMC_CLKCHANGE_REQ_ENABLE; in emc_setup_hw()
617 writel_relaxed(emc_cfg, emc->regs + EMC_CFG_2); in emc_setup_hw()