Home
last modified time | relevance | path

Searched refs:dtable_1_8 (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/renesas/
H A Dr9a09g047-cpg.c86 static const struct clk_div_table dtable_1_8[] = { variable
239 CDDIV1_DIVCTL0, dtable_1_8),
241 CDDIV1_DIVCTL1, dtable_1_8),
243 CDDIV1_DIVCTL2, dtable_1_8),
245 CDDIV1_DIVCTL3, dtable_1_8),
H A Dr9a08g046-cpg.c168 static const struct clk_div_table dtable_1_8[] = { variable
315 dtable_1_8, 0, 200000000UL, 0, NULL),
317 dtable_1_8, 0, 200000000UL, 0, NULL),
319 dtable_1_8, 0, 200000000UL, 0, NULL),
H A Dr9a07g044-cpg.c80 static const struct clk_div_table dtable_1_8[] = { variable
202 DEF_DIV("I", R9A07G044_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8),
220 DEF_DIV("G", R9A07G044_CLK_G, CLK_SEL_GPU2, DIVGPU, dtable_1_8),
H A Dr9a08g045-cpg.c96 static const struct clk_div_table dtable_1_8[] = { variable
151 DEF_G3S_DIV("I", R9A08G045_CLK_I, CLK_PLL1, DIVPL1A, G3S_DIVPL1A_STS, dtable_1_8,
H A Dr9a07g043-cpg.c73 static const struct clk_div_table dtable_1_8[] = { variable
133 DEF_DIV("I", R9A07G043_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8),