Home
last modified time | relevance | path

Searched refs:ddr_reg (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/perf/amlogic/
H A Dmeson_g12_ddr_pmu.c179 r = readl(db->ddr_reg[0] + (DMC_MON_G12_CTRL0 + (i << 2))); in g12_dump_reg()
182 r = readl(db->ddr_reg[0] + DMC_MON_G12_ALL_REQ_CNT); in g12_dump_reg()
184 r = readl(db->ddr_reg[0] + DMC_MON_G12_ALL_GRANT_CNT); in g12_dump_reg()
186 r = readl(db->ddr_reg[0] + DMC_MON_G12_ONE_GRANT_CNT); in g12_dump_reg()
188 r = readl(db->ddr_reg[0] + DMC_MON_G12_SEC_GRANT_CNT); in g12_dump_reg()
190 r = readl(db->ddr_reg[0] + DMC_MON_G12_THD_GRANT_CNT); in g12_dump_reg()
192 r = readl(db->ddr_reg[0] + DMC_MON_G12_FOR_GRANT_CNT); in g12_dump_reg()
194 r = readl(db->ddr_reg[0] + DMC_MON_G12_TIMER); in g12_dump_reg()
204 writel(clock_count, info->ddr_reg[0] + DMC_MON_G12_TIMER); in dmc_g12_counter_enable()
206 val = readl(info->ddr_reg[0] + DMC_MON_G12_CTRL0); in dmc_g12_counter_enable()
[all …]
H A Dmeson_ddr_pmu_core.c457 info->ddr_reg[i] = base; in ddr_pmu_parse_dt()
/linux/include/soc/amlogic/
H A Dmeson_ddr_pmu.h57 void __iomem *ddr_reg[4]; member
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-cardhu-a02.dts19 ddr_reg: regulator-ddr { label
H A Dtegra30-cardhu-a04.dts19 ddr_reg: regulator-ddr { label
H A Dtegra30-beaver.dts2033 ddr_reg: regulator-ddr { label
H A Dtegra30-ouya.dts4703 ddr_reg: regulator-ddr { label