Home
last modified time | relevance | path

Searched refs:component_reg_phys (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/cxl/core/
H A Dport.c742 port->component_reg_phys = CXL_RESOURCE_NONE; in cxl_port_alloc()
754 resource_size_t component_reg_phys) in cxl_setup_comp_regs() argument
759 .resource = component_reg_phys, in cxl_setup_comp_regs()
762 if (component_reg_phys == CXL_RESOURCE_NONE) in cxl_setup_comp_regs()
772 resource_size_t component_reg_phys) in cxl_port_setup_regs() argument
777 component_reg_phys); in cxl_port_setup_regs()
782 resource_size_t component_reg_phys) in cxl_dport_setup_regs() argument
795 component_reg_phys); in cxl_dport_setup_regs()
837 resource_size_t component_reg_phys, in cxl_port_add() argument
864 port->component_reg_phys = component_reg_phys; in cxl_port_add()
[all …]
/linux/drivers/cxl/
H A Dcxl.h575 resource_size_t component_reg_phys; member
715 resource_size_t component_reg_phys,
739 resource_size_t component_reg_phys);
792 resource_size_t component_reg_phys);
H A Dacpi.c697 resource_size_t component_reg_phys; in add_host_bridge_uport() local
726 component_reg_phys = ctx.base; in add_host_bridge_uport()
727 if (component_reg_phys != CXL_RESOURCE_NONE) in add_host_bridge_uport()
729 ctx.uid, &component_reg_phys); in add_host_bridge_uport()
735 port = devm_cxl_add_port(host, bridge, component_reg_phys, dport); in add_host_bridge_uport()