Home
last modified time | relevance | path

Searched refs:clk2 (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/clk/ti/
H A Dclk-33xx.c274 struct clk *clk1, *clk2; in am33xx_dt_clk_init() local
295 clk2 = clk_get_sys(NULL, "timer3_fck"); in am33xx_dt_clk_init()
296 clk_set_parent(clk2, clk1); in am33xx_dt_clk_init()
298 clk2 = clk_get_sys(NULL, "timer6_fck"); in am33xx_dt_clk_init()
299 clk_set_parent(clk2, clk1); in am33xx_dt_clk_init()
308 clk2 = clk_get_sys(NULL, "clkdiv32k_ick"); in am33xx_dt_clk_init()
309 clk_set_parent(clk1, clk2); in am33xx_dt_clk_init()
/linux/drivers/clk/renesas/
H A Drzv2h-cpg.c680 unsigned int clk1, clk2; in rzv2h_cpg_pll_clk_recalc_rate() local
687 clk2 = readl(priv->base + CPG_PLL_CLK2(pll.offset)); in rzv2h_cpg_pll_clk_recalc_rate()
691 16 + FIELD_GET(CPG_PLL_CLK2_SDIV, clk2)); in rzv2h_cpg_pll_clk_recalc_rate()
/linux/drivers/clk/qcom/
H A Dclk-rpmh.c375 DEFINE_CLK_RPMH_VRM(clk2, _a1, "clka2", 1);
392 DEFINE_CLK_RPMH_VRM(clk2, _a1_e0, "C2A_E0", 1);
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-colibri.dtsi259 clk2-out-pw5 {
620 clk2-req-pcc5 {
H A Dtegra30-apalis.dtsi151 clk2-out-pw5 {
445 clk2-req-pcc5 {
H A Dtegra30-apalis-v1.1.dtsi152 clk2-out-pw5 {
446 clk2-req-pcc5 {
H A Dtegra30-asus-p1801-t.dts926 clk2-out {
968 clk2-req-pcc5 {
H A Dtegra124-apalis-v1.2.dtsi348 clk2-out-pw5 { /* D5 GPIO */
397 clk2-req-pcc5 { /* D4 GPIO */
H A Dtegra124-apalis.dtsi345 clk2-out-pw5 { /* D5 GPIO */
394 clk2-req-pcc5 { /* D4 GPIO */
/linux/arch/arm/boot/dts/ti/omap/
H A Ddra7xx-clocks.dtsi879 hdmi_clk2_div: clock-hdmi-clk2-div {
925 video1_clk2_div: clock-video1-clk2-div {
943 video2_clk2_div: clock-video2-clk2-div {
1074 sys_clk2_dclk_div: clock-sys-clk2-dclk-div@1cc {
/linux/drivers/pinctrl/
H A Dpinctrl-lpc18xx.c417 LPC_N(clk2, 0xc08, EMC, CLKOUT, R, R, SDMMC, EMC_ALT,I2S0_TX_MCLK,I2S1, 0, HS);
626 LPC18XX_PIN(clk2, PIN_CLK2),
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3562-pinctrl.dtsi44 cam_clk2_out: cam-clk2-out {