Searched refs:cacheline_size (Results 1 – 11 of 11) sorted by relevance
/linux/tools/perf/util/ |
H A D | cacheline.h | 7 int __pure cacheline_size(void); 16 u64 size = cacheline_size(); in cl_address() 27 u64 size = cacheline_size(); in cl_offset()
|
H A D | cacheline.c | 17 int cacheline_size(void) in cacheline_size() function
|
/linux/drivers/gpu/drm/amd/amdkfd/ |
H A D | kfd_topology.h | 103 uint32_t cacheline_size; member
|
H A D | kfd_topology.c | 360 cache->cacheline_size); in kfd_cache_show() 1645 pcache->cacheline_size = pcache_info[cache_type].cache_line_size; in fill_in_l1_pcache() 1714 pcache->cacheline_size = pcache_info[cache_type].cache_line_size; in fill_in_l2_l3_pcache()
|
H A D | kfd_crat.c | 1197 props->cacheline_size = cache->cache_line_size; in kfd_parse_subtype_cache()
|
/linux/drivers/gpu/drm/i915/display/ |
H A D | i9xx_wm.c | 25 u8 cacheline_size; member 367 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE, 375 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE, 383 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE, 391 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE, 399 .cacheline_size = I915_FIFO_LINE_SIZE, 407 .cacheline_size = I915_FIFO_LINE_SIZE, 415 .cacheline_size = I915_FIFO_LINE_SIZE, 423 .cacheline_size = I830_FIFO_LINE_SIZE, 431 .cacheline_size = I830_FIFO_LINE_SIZE, [all …]
|
/linux/drivers/scsi/ |
H A D | myrb.h | 297 unsigned short cacheline_size; /* Bytes 104-105 */ member
|
H A D | myrs.h | 413 enum myrs_cacheline_size cacheline_size; /* Byte 7 */ member
|
H A D | myrs.c | 1575 if (ldev_info->cacheline_size) { in myrs_mode_sense() 1577 put_unaligned_be16(1 << ldev_info->cacheline_size, in myrs_mode_sense()
|
/linux/drivers/pci/ |
H A D | pci.c | 4374 u8 cacheline_size; in pci_set_cacheline_size() local 4381 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); in pci_set_cacheline_size() 4382 if (cacheline_size >= pci_cache_line_size && in pci_set_cacheline_size() 4383 (cacheline_size % pci_cache_line_size) == 0) in pci_set_cacheline_size() 4389 pci_read_config_byte(dev, PCI_CACHE_LINE_SIZE, &cacheline_size); in pci_set_cacheline_size() 4390 if (cacheline_size == pci_cache_line_size) in pci_set_cacheline_size()
|
/linux/drivers/net/ethernet/broadcom/ |
H A D | tg3.c | 17156 int cacheline_size; in tg3_calc_dma_bndry() local 17162 cacheline_size = 1024; in tg3_calc_dma_bndry() 17164 cacheline_size = (int) byte * 4; in tg3_calc_dma_bndry() 17204 switch (cacheline_size) { in tg3_calc_dma_bndry() 17229 switch (cacheline_size) { in tg3_calc_dma_bndry() 17246 switch (cacheline_size) { in tg3_calc_dma_bndry()
|