Home
last modified time | relevance | path

Searched refs:cached_mode (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_wb.c69 ot_params.width = phys_enc->cached_mode.hdisplay; in dpu_encoder_phys_wb_set_ot_limit()
70 ot_params.height = phys_enc->cached_mode.vdisplay; in dpu_encoder_phys_wb_set_ot_limit()
72 ot_params.frame_rate = drm_mode_vrefresh(&phys_enc->cached_mode); in dpu_encoder_phys_wb_set_ot_limit()
188 wb_cfg->roi.x2 = phys_enc->cached_mode.hdisplay; in dpu_encoder_phys_wb_setup_fb()
190 wb_cfg->roi.y2 = phys_enc->cached_mode.vdisplay; in dpu_encoder_phys_wb_setup_fb()
323 struct drm_display_mode mode = phys_enc->cached_mode; in dpu_encoder_phys_wb_setup()
H A Ddpu_encoder_phys_cmd.c358 mode = &phys_enc->cached_mode; in dpu_encoder_phys_cmd_tearcheck_config()
426 drm_mode_debug_printmodeline(&phys_enc->cached_mode); in _dpu_encoder_phys_cmd_pingpong_config()
620 phys_enc->cached_mode.vdisplay); in dpu_encoder_phys_cmd_enable_te()
629 phys_enc->cached_mode.vdisplay); in dpu_encoder_phys_cmd_enable_te()
H A Ddpu_encoder_phys.h187 struct drm_display_mode cached_mode; member
H A Ddpu_encoder_phys_vid.c261 drm_mode_init(&mode, &phys_enc->cached_mode); in dpu_encoder_phys_vid_setup_timing_engine()
711 drm_mode_init(&mode, &phys_enc->cached_mode); in dpu_encoder_phys_vid_get_frame_count()
H A Ddpu_encoder.c230 mode = &phys_enc->cached_mode; in dpu_encoder_get_drm_fmt()
250 mode = &phys_enc->cached_mode; in dpu_encoder_needs_periph_flush()
1208 phys->cached_mode = crtc_state->adjusted_mode; in dpu_encoder_virt_atomic_mode_set()
2201 cdm_cfg->output_width = phys_enc->cached_mode.hdisplay; in dpu_encoder_helper_phys_setup_cdm()
2202 cdm_cfg->output_height = phys_enc->cached_mode.vdisplay; in dpu_encoder_helper_phys_setup_cdm()