Home
last modified time | relevance | path

Searched refs:block_pred_enable (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dsc/
H A Drc_calc_dpi.c49 to->block_pred_enable = from->block_pred_enable; in copy_pps_fields()
H A Ddc_dsc.c1975 dsc_cfg->block_pred_enable = dsc_common_caps.is_block_pred_supported;
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c299 DC_LOG_DSC("\tblock_pred_enable %d", pps->block_pred_enable); in dsc_log_pps()
413 dsc_reg_vals->pps.block_pred_enable = dsc_cfg->dc_dsc_cfg.block_pred_enable; in dsc_prepare_config()
544 reg_vals->pps.block_pred_enable = 1; in dsc_init_reg_values()
647 BLOCK_PRED_ENABLE, reg_vals->pps.block_pred_enable, in dsc_write_to_registers()
/linux/include/drm/display/
H A Ddrm_dsc.h159 bool block_pred_enable; member
/linux/drivers/gpu/drm/panel/
H A Dpanel-novatek-nt37801.c299 ctx->dsc.block_pred_enable = true; in novatek_nt37801_probe()
H A Dpanel-himax-hx83121a.c544 .block_pred_enable = true,
/linux/drivers/gpu/drm/i915/display/
H A Dintel_vdsc.c549 if (vdsc_cfg->block_pred_enable) in intel_dsc_pps_configure()
981 vdsc_cfg->block_pred_enable = pps_temp & DSC_PPS0_BLOCK_PREDICTION; in intel_dsc_get_pps_config()
H A Dintel_dp.c2092 vdsc_cfg->block_pred_enable = in dsc_compute_link_config()
H A Dintel_display.c5445 PIPE_CONF_CHECK_BOOL(dsc.config.block_pred_enable); in intel_pipe_config_compare()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c266 BLOCK_PRED_ENABLE, reg_vals->pps.block_pred_enable, in dsc_write_to_registers()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_stream.c160 stream->timing.dsc_cfg.block_pred_enable = 1; in dc_stream_free()
H A Ddc.c1978 if (crtc_timing->dsc_cfg.block_pred_enable != dsc_state.dsc_block_pred_enable) { in dc_validate_boot_timing()
1979 DC_LOG_DEBUG("boot timing validation failed due to block_pred_enable mismatch\n"); in dc_validate_boot_timing()