Home
last modified time | relevance | path

Searched refs:_pclk_dbg (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/clk/rockchip/
H A Dclk-rk3328.c93 #define RK3328_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
98 HIWORD_UPDATE(_pclk_dbg, RK3328_DIV_PCLK_DBG_MASK, \
102 #define RK3328_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
106 RK3328_CLKSEL1(_aclk_core, _pclk_dbg), \
H A Dclk-rk3308.c74 #define RK3308_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
79 HIWORD_UPDATE(_pclk_dbg, RK3308_DIV_PCLK_DBG_MASK, \
83 #define RK3308_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
87 RK3308_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-px30.c78 #define PX30_CLKSEL0(_aclk_core, _pclk_dbg) \ argument
83 HIWORD_UPDATE(_pclk_dbg, PX30_DIV_PCLK_DBG_MASK, \
87 #define PX30_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
91 PX30_CLKSEL0(_aclk_core, _pclk_dbg), \
H A Dclk-rv1126.c86 #define RV1126_CLKSEL1(_aclk_core, _pclk_dbg) \ argument
91 HIWORD_UPDATE(_pclk_dbg, RV1126_DIV_PCLK_DBG_MASK, \
95 #define RV1126_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
99 RV1126_CLKSEL1(_aclk_core, _pclk_dbg), \
H A Dclk-rk3528.c65 #define RK3528_CLKSEL40(_pclk_dbg) \ argument
68 .val = HIWORD_UPDATE(_pclk_dbg, RK3528_DIV_PCLK_DBG_MASK, \
72 #define RK3528_CPUCLK_RATE(_prate, _aclk_m_core, _pclk_dbg) \ argument
77 RK3528_CLKSEL40(_pclk_dbg), \
H A Dclk-rv1126b.c53 #define RV1126B_CLKSEL1(_pclk_dbg) \ argument
56 .val = HIWORD_UPDATE(_pclk_dbg - 1, RV1126B_DIV_PCLK_CORE_MASK, \
60 #define RV1126B_CPUCLK_RATE(_prate, _aclk_core, _pclk_dbg) \ argument
65 RV1126B_CLKSEL1(_pclk_dbg), \