Home
last modified time | relevance | path

Searched refs:__vcpu_rmw_sys_reg (Results 1 – 7 of 7) sorted by relevance

/linux/arch/arm64/kvm/
H A Ddebug.c244 __vcpu_rmw_sys_reg(vcpu, OSLSR_EL1, |=, OSLSR_EL1_OSLK); in kvm_debug_handle_oslar()
246 __vcpu_rmw_sys_reg(vcpu, OSLSR_EL1, &=, ~OSLSR_EL1_OSLK); in kvm_debug_handle_oslar()
H A Dpmu-emul.c513 __vcpu_rmw_sys_reg(vcpu, PMOVSSET_EL0, |=, BIT(i)); in kvm_pmu_counter_increment()
559 __vcpu_rmw_sys_reg(vcpu, PMOVSSET_EL0, |=, BIT(idx)); in kvm_pmu_perf_overflow()
917 __vcpu_rmw_sys_reg(vcpu, PMOVSSET_EL0, &=, mask); in kvm_vcpu_reload_pmu()
918 __vcpu_rmw_sys_reg(vcpu, PMINTENSET_EL1, &=, mask); in kvm_vcpu_reload_pmu()
919 __vcpu_rmw_sys_reg(vcpu, PMCNTENSET_EL0, &=, mask); in kvm_vcpu_reload_pmu()
H A Dsys_regs.c939 __vcpu_rmw_sys_reg(vcpu, r->reg, &=, mask); in reset_pmu_reg()
947 __vcpu_rmw_sys_reg(vcpu, r->reg, &=, GENMASK(31, 0)); in reset_pmevcntr()
959 __vcpu_rmw_sys_reg(vcpu, r->reg, &=, kvm_pmu_evtyper_mask(vcpu->kvm)); in reset_pmevtyper()
967 __vcpu_rmw_sys_reg(vcpu, r->reg, &=, PMSELR_EL0_SEL_MASK); in reset_pmselr()
1251 __vcpu_rmw_sys_reg(vcpu, PMCNTENSET_EL0, |=, val); in access_pmcnten()
1254 __vcpu_rmw_sys_reg(vcpu, PMCNTENSET_EL0, &=, ~val); in access_pmcnten()
1277 __vcpu_rmw_sys_reg(vcpu, PMINTENSET_EL1, |=, val); in access_pminten()
1280 __vcpu_rmw_sys_reg(vcpu, PMINTENSET_EL1, &=, ~val); in access_pminten()
1299 __vcpu_rmw_sys_reg(vcpu, PMOVSSET_EL0, |=, (p->regval & mask)); in access_pmovs()
1302 __vcpu_rmw_sys_reg(vcpu, PMOVSSET_EL0, &=, ~(p->regval & mask)); in access_pmovs()
[all …]
H A Dnested.c1822 __vcpu_rmw_sys_reg(vcpu, sr, |=, 0); in kvm_init_nv_sysregs()
/linux/arch/arm64/kvm/hyp/vhe/
H A Dsysreg-sr.c73 __vcpu_rmw_sys_reg(vcpu, CNTHCTL_EL2, &=, ~CNTKCTL_VALID_BITS); in __sysreg_save_vel2_state()
74 __vcpu_rmw_sys_reg(vcpu, CNTHCTL_EL2, |=, val); in __sysreg_save_vel2_state()
/linux/arch/arm64/kvm/vgic/
H A Dvgic-v3-nested.c314 __vcpu_rmw_sys_reg(vcpu, ICH_HCR_EL2, &=, ~ICH_HCR_EL2_EOIcount); in vgic_v3_sync_nested()
315 __vcpu_rmw_sys_reg(vcpu, ICH_HCR_EL2, |=, read_sysreg_s(SYS_ICH_HCR_EL2) & ICH_HCR_EL2_EOIcount); in vgic_v3_sync_nested()
/linux/arch/arm64/include/asm/
H A Dkvm_host.h1152 #define __vcpu_rmw_sys_reg(v, r, op, val) \ macro