Home
last modified time | relevance | path

Searched refs:TIM_CR1_CEN (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/counter/
H A Dstm32-timer-cnt.c143 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_function_write()
151 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, cr1); in stm32_count_function_write()
206 *enable = cr1 & TIM_CR1_CEN; in stm32_count_enable_read()
220 if (!(cr1 & TIM_CR1_CEN)) { in stm32_count_enable_write()
228 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, in stm32_count_enable_write()
229 TIM_CR1_CEN); in stm32_count_enable_write()
232 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_enable_write()
233 if (cr1 & TIM_CR1_CEN) in stm32_count_enable_write()
804 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_timer_cnt_suspend()
/linux/drivers/iio/trigger/
H A Dstm32-timer-trigger.c180 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_start()
197 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_stop()
253 if (cr1 & TIM_CR1_CEN) { in stm32_tt_read_frequency()
465 *val = (dat & TIM_CR1_CEN) ? 1 : 0; in stm32_counter_read_raw()
509 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_counter_write_raw()
511 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_counter_write_raw()
835 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_trigger_remove()
856 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_trigger_suspend()
/linux/drivers/clocksource/
H A Dtimer-stm32.c34 #define TIM_CR1_CEN BIT(0) macro
114 writel_relaxed(TIM_CR1_UDIS | TIM_CR1_CEN, timer_of_base(to) + TIM_CR1); in stm32_timer_start()