Home
last modified time | relevance | path

Searched refs:RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_sh_mask.h9369 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK 0x80000000 macro
H A Dgfx_8_0_sh_mask.h8819 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK 0x80000000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h23134 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_9_1_sh_mask.h24421 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_9_2_1_sh_mask.h24482 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_9_4_2_sh_mask.h21931 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_11_5_0_sh_mask.h30077 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_11_0_0_sh_mask.h34449 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_12_0_0_sh_mask.h20181 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_10_1_0_sh_mask.h33591 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro
H A Dgc_11_0_3_sh_mask.h37742 #define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK … macro