Home
last modified time | relevance | path

Searched refs:RK3568_VP_DSP_CTRL (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_reg.c280 .en_reg = RK3568_VP_DSP_CTRL,
287 .en_reg = RK3568_VP_DSP_CTRL,
294 .en_reg = RK3568_VP_DSP_CTRL,
566 .en_reg = RK3568_VP_DSP_CTRL,
573 .en_reg = RK3568_VP_DSP_CTRL,
580 .en_reg = RK3568_VP_DSP_CTRL,
588 .en_reg = RK3568_VP_DSP_CTRL,
H A Drockchip_drm_vop2.c1064 u32 dsp_ctrl = vop2_vp_read(vp, RK3568_VP_DSP_CTRL); in vop2_vp_dsp_lut_is_enabled()
1071 u32 dsp_ctrl = vop2_vp_read(vp, RK3568_VP_DSP_CTRL); in vop2_vp_dsp_lut_disable()
1074 vop2_vp_write(vp, RK3568_VP_DSP_CTRL, dsp_ctrl); in vop2_vp_dsp_lut_disable()
1092 u32 dsp_ctrl = vop2_vp_read(vp, RK3568_VP_DSP_CTRL); in vop2_vp_dsp_lut_enable()
1095 vop2_vp_write(vp, RK3568_VP_DSP_CTRL, dsp_ctrl); in vop2_vp_dsp_lut_enable()
1100 u32 dsp_ctrl = vop2_vp_read(vp, RK3568_VP_DSP_CTRL); in vop2_vp_dsp_lut_update_enable()
1103 vop2_vp_write(vp, RK3568_VP_DSP_CTRL, dsp_ctrl); in vop2_vp_dsp_lut_update_enable()
1149 vop2_vp_write(vp, RK3568_VP_DSP_CTRL, RK3568_VP_DSP_CTRL__STANDBY); in vop2_crtc_atomic_disable()
2268 vop2_vp_write(vp, RK3568_VP_DSP_CTRL, dsp_ctrl); in vop2_crtc_atomic_enable()
H A Drockchip_drm_vop2.h272 #define RK3568_VP_DSP_CTRL 0x00 macro